{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:30:20Z","timestamp":1742401820610},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540746256"},{"type":"electronic","value":"9783540746263"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74626-3_1","type":"book-chapter","created":{"date-parts":[[2007,8,25]],"date-time":"2007-08-25T15:26:52Z","timestamp":1188055612000},"page":"1-12","source":"Crossref","is-referenced-by-count":10,"title":["An Online EHW Pattern Recognition System Applied to Sonar Spectrum Classification"],"prefix":"10.1007","author":[{"given":"Kyrre","family":"Glette","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jim","family":"Torresen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moritoshi","family":"Yasunaga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1007\/3-540-63173-9_38","volume-title":"Evolvable Systems: From Biology to Hardware","author":"X. Yao","year":"1997","unstructured":"Yao, X., Higuchi, T.: Promises and challenges of evolvable hardware. In: Higuchi, T., Iwata, M., Weixin, L. (eds.) ICES 1996. LNCS, vol.\u00a01259, pp. 55\u201378. Springer, Heidelberg (1997)"},{"key":"1_CR2","first-page":"161","volume-title":"IEEE DDECS 2000","author":"L. Sekanina","year":"2000","unstructured":"Sekanina, L., Ruzicka, R.: Design of the special fast reconfigurable chip using common F PGA. In: IEEE DDECS 2000. Proc. of Design and Diagnostics of Electronic Circuits and Systems, pp. 161\u2013168. IEEE Computer Society Press, Los Alamitos (2000)"},{"key":"1_CR3","volume-title":"SMC 1999","author":"M. Yasunaga","year":"1999","unstructured":"Yasunaga, M., et al.: Evolvable sonar spectrum discrimination chip designed by genetic algorithm. In: SMC 1999. Proc. of 1999 IEEE Systems, Man, and Cybernetics Conference, IEEE Computer Society Press, Los Alamitos (1999)"},{"key":"1_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1007\/3-540-46406-9_26","volume-title":"Evolvable Systems: From Biology to Hardware","author":"M. Yasunaga","year":"2000","unstructured":"Yasunaga, M., Nakamura, T., Yoshihara, I., Kim, J.: Genetic algorithm-based design methodology for pattern recognition hardware. In: Miller, J.F., Thompson, A., Thompson, P., Fogarty, T.C. (eds.) ICES 2000. LNCS, vol.\u00a01801, pp. 264\u2013273. Springer, Heidelberg (2000)"},{"key":"1_CR5","first-page":"373","volume-title":"AHS 2006","author":"K. Glette","year":"2006","unstructured":"Glette, K., Torresen, J., Yasunaga, M., Yamaguchi, Y.: On-chip evolution using a soft processor core applied to image recognition. In: AHS 2006. Proc. of the First NASA \/ESA Conference on Adaptive Hardware and Systems, Los Alamitos, CA, USA, pp. 373\u2013380. IEEE Computer Society Press, Los Alamitos (2006)"},{"key":"1_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1007\/978-3-540-71805-5_30","volume-title":"EvoWorkshops 2007","author":"K. Glette","year":"2007","unstructured":"Glette, K., Torresen, J., Yasunaga, M.: An online EHW pattern recognition system applied to face image recognition. In: Giacobini, M., et al. (eds.) EvoWorkshops 2007. LNCS, vol.\u00a04448, pp. 271\u2013280. Springer, Heidelberg (2007)"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Glette, K., Torresen, J., Yasunaga, M.: Online evolution for a high-speed image recognition system implemented on a Virtex-II Pro FPGA. In: AHS 2007. The Second NASA\/ESA Conference on Adaptive Hardware and Systems (accepted, 2007)","DOI":"10.1109\/AHS.2007.83"},{"issue":"1","key":"1_CR8","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1016\/0893-6080(88)90023-8","volume":"1","author":"R.P. Gorman","year":"1988","unstructured":"Gorman, R.P., Sejnowski, T.J.: Analysis of hidden units in a layered network trained to classify sonar targets. Neural Networks\u00a01(1), 75\u201389 (1988)","journal-title":"Neural Networks"},{"key":"1_CR9","first-page":"188","volume-title":"Proc. 15th International Conf. on Machine Learning","author":"T.T. Frie\u00df","year":"1998","unstructured":"Frie\u00df, T.T., Cristianini, N., Campbell, C.: The Kernel-Adatron algorithm: a fast and simple learning procedure for Support Vector machines. In: Proc. 15th International Conf. on Machine Learning, pp. 188\u2013196. Morgan Kaufmann, San Francisco, CA (1998)"},{"issue":"3","key":"1_CR10","first-page":"320","volume":"28","author":"W.Y. Choi","year":"2006","unstructured":"Choi, W.Y., Ahn, D., Pan, S.B., Chung, K.I., Chung, Y., Chung, S.H.: SVM-based speaker verification system for match-on-card and its hardware implementation. Electronics and Telecommunications Research Institute journal\u00a028(3), 320\u2013328 (2006)","journal-title":"Electronics and Telecommunications Research Institute journal"},{"key":"1_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1007\/11549703_7","volume-title":"Evolvable Systems: From Biology to Hardware","author":"K. Glette","year":"2005","unstructured":"Glette, K., Torresen, J.: A flexible on-chip evolution system implemented on a Xilinx Virtex-II Pro device. In: Moreno, J.M., Madrenas, J., Cosp, J. (eds.) ICES 2005. LNCS, vol.\u00a03637, pp. 66\u201375. Springer, Heidelberg (2005)"},{"key":"1_CR12","volume-title":"Genetic Algorithms in search, optimization, and machine learning","author":"D. Goldberg","year":"1989","unstructured":"Goldberg, D.: Genetic Algorithms in search, optimization, and machine learning. Addison Wesley, Reading (1989)"},{"key":"1_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1007\/3-540-36553-2_18","volume-title":"Evolvable Systems: From Biology to Hardware","author":"M. Yasunaga","year":"2003","unstructured":"Yasunaga, M., et al.: Gene finding using evolvable reasoning hardware. In: Tyrrell, A., Haddow, P., Torresen, J. (eds.) ICES 2003. LNCS, vol.\u00a02606, pp. 228\u2013237. Springer, Heidelberg (2003)"},{"key":"1_CR14","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1145\/329166.329191","volume-title":"FPGA 2000","author":"M. Yasunaga","year":"2000","unstructured":"Yasunaga, M., Kim, J.H., Yoshihara, I.: The application of genetic algorithms to the design of reconfigurable reasoning vlsi chips. In: FPGA 2000. Proceedings of the 2000 ACM\/SIGDA eighth international symposium on Field programmable gate arrays, New York, NY, USA, pp. 116\u2013125. ACM Press, New York (2000)"}],"container-title":["Lecture Notes in Computer Science","Evolvable Systems: From Biology to Hardware"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74626-3_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:30:44Z","timestamp":1619519444000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74626-3_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540746256","9783540746263"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74626-3_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}