{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T17:40:41Z","timestamp":1737394841766,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540746256"},{"type":"electronic","value":"9783540746263"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74626-3_11","type":"book-chapter","created":{"date-parts":[[2007,8,25]],"date-time":"2007-08-25T15:26:52Z","timestamp":1188055612000},"page":"109-118","source":"Crossref","is-referenced-by-count":2,"title":["Analog Circuit Evolution Based on FPTA-2"],"prefix":"10.1007","author":[{"given":"Qiongqin","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youren","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"Design of a 96 decibel operational amplifier and other problems for which a computer program evolved by genetic programming is competitive with human performances. In: 1996 Japan-China Joint Int. Workshop Information Systems, Ashikaga Inst. Technol., Ashikaga, Japan (1996)"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Zebulum, R.S., Pacheco, M.A., Vellasco, M.: Synthesis of CMOS Operational Amplifiers through Genetic Algorithms. In: Proc. XI Brazilian Symp. Integrated Circuit Design, pp. 125\u2013128 (1998)","DOI":"10.1109\/SBCCI.1998.715425"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Zhiqiang, Z., Youren, W.: A new Analog Circuit Design Based on Reconfigurable Transistor Array. In: 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings, Shanghai, China, pp. 1745\u20131747 (2006)","DOI":"10.1109\/ICSICT.2006.306413"},{"issue":"3","key":"11_CR4","first-page":"10","volume":"14","author":"Z. Yuehua","year":"2006","unstructured":"Yuehua, Z., Yu, S.: Analog Evolvable hardware Experiments based on FPTA. Users of Instruments\u00a014(3), 10\u201312 (2006)","journal-title":"Users of Instruments"},{"key":"11_CR5","unstructured":"Kaiyang, Z., Youren, W.: Research on evolvable circuits based on reconfigurable analog array. Computer testing and control\u00a013(10) (2005)"},{"issue":"1","key":"11_CR6","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1109\/92.920839","volume":"9","author":"A. Stoica","year":"2001","unstructured":"Stoica, A., Zebulum, R., Keymeulen, D., Tawel, R., Daud, T., Thakoor, A.: Reconfigurable VLSI Architectures for Evolvable Hardware: from Experimental Field Programmable Transistor Arrays to Evolution-Oriented Chips. IEEE Transactions on VLSI Systems, Special Issue on Reconfigurable and Adaptive VLSI Systems\u00a09(1), 227\u2013232 (2001)","journal-title":"IEEE Transactions on VLSI Systems, Special Issue on Reconfigurable and Adaptive VLSI Systems"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Levi: HereBoy: A Fast Evolutionary Algorithm [A]. In: Proceedings of the Second NASA\/DoD Workshop on Evolvable Hardware[C]. Washington, pp. 17\u201324 (2000)","DOI":"10.1109\/EH.2000.869338"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Vieira, P.F., S\u00e1, L.B., Botelho, J.P.B., Mesquita, A.: Evolutionary Synthesis of Analog Circuits Using Only MOS Transistors. In: EH 2004. Proceedings of the 2004 NASA\/DoD Conference on Evolution Hardware (2004)","DOI":"10.1109\/EH.2004.1310807"},{"key":"11_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"1316","DOI":"10.1007\/978-3-540-24854-5_126","volume-title":"Genetic and Evolutionary Computation \u2013 GECCO 2004","author":"J. Langeheine","year":"2004","unstructured":"Langeheine, J., Trefzer, M., Br\u00fcderle, D., Meier, K., Schemmel, J.: On the Evolution of Analog Electronic Circuits Using Building Blocks on a CMOS FPTA. In: Deb, K., et al. (eds.) GECCO 2004. LNCS, vol.\u00a03102, pp. 1316\u20131327. Springer, Heidelberg (2004)"}],"container-title":["Lecture Notes in Computer Science","Evolvable Systems: From Biology to Hardware"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74626-3_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T17:15:53Z","timestamp":1737393353000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74626-3_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540746256","9783540746263"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74626-3_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}