{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:18:58Z","timestamp":1737436738999,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540746256"},{"type":"electronic","value":"9783540746263"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74626-3_14","type":"book-chapter","created":{"date-parts":[[2007,8,25]],"date-time":"2007-08-25T15:26:52Z","timestamp":1188055612000},"page":"140-150","source":"Crossref","is-referenced-by-count":0,"title":["Design on Operator-Based Reconfigurable Hardware Architecture and Cell Circuit"],"prefix":"10.1007","author":[{"given":"Min","family":"Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youren","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. In: ACM\/SIGDA 14th international symposium on Field programmable gate arrays, pp. 21\u201330 (2006)","DOI":"10.1145\/1117201.1117205"},{"key":"14_CR2","first-page":"20","volume-title":"Study on Design Techniques of a SRAM-Based Field Programmable Gate Array","author":"H. Gao","year":"2005","unstructured":"Gao, H.: Study on Design Techniques of a SRAM-Based Field Programmable Gate Array (in Chinese), pp. 20\u201326. Xidian University, Xi\u2019an (2005)"},{"issue":"5","key":"14_CR3","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Signh","year":"2000","unstructured":"Signh, H., et al.: Morphosys: An Integrated Reconfigurable System for Data-Parallel and Communication-Intensive Application. IEEE Transaction on Computers\u00a049(5), 465\u2013481 (2000)","journal-title":"IEEE Transaction on Computers"},{"issue":"1","key":"14_CR4","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1109\/TED.2002.807255","volume":"50","author":"T. Komuro","year":"2003","unstructured":"Komuro, T., Ishii, I., Ishikawa, M., Yoshida, A.: A digital vision chip specialized for high-speed target tracking. IEEE Transactions on Electron Devices\u00a050(1), 191\u2013199 (2003)","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"9","key":"14_CR5","first-page":"887","volume":"14","author":"M.D. Galanis","year":"2005","unstructured":"Galanis, M.D.: A Reconfigurable Coarse-Grain Data-Path for Accelerating Computational Intensive Kernels. Circuits, Systems and Computers\u00a014(9), 887\u2013893 (2005)","journal-title":"Circuits, Systems and Computers"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Ebeling, C., Cronquist, D.C., Franklin, P.: RaPiD-reconfigurable pipeline datapath. In: The 6th International Workshop in Field-Programmable Logic and applications, pp. 126\u2013135 (1996)","DOI":"10.1007\/3-540-61730-2_13"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Higuchi, T., Murakawa, M., Iwata, M., Kajitani, I., Wenxin Liu, I., et al.: Evolvable hardware at function level. In: Proceedings of IEEE International Conference on Evolutionary Computation, pp. 187\u2013192 (1997)","DOI":"10.1109\/ICEC.1997.592293"},{"issue":"9","key":"14_CR8","first-page":"161","volume":"21","author":"H. Wu","year":"2004","unstructured":"Wu, H., Zhang, L.: Design of a novel Reconfigurable Multiplier (in Chinese). Microelectronics & Computer\u00a021(9), 161\u2013163 (2004)","journal-title":"Microelectronics & Computer"},{"issue":"3","key":"14_CR9","first-page":"29","volume":"21","author":"Z.-j. Huang","year":"2000","unstructured":"Huang, Z.-j., Zhou, F., Tong, J.-r., et al.: A new FPGA logic block suitable for datapath circuits (in Chinese). Computer Engineering and Design\u00a021(3), 29\u201334 (2000)","journal-title":"Computer Engineering and Design"}],"container-title":["Lecture Notes in Computer Science","Evolvable Systems: From Biology to Hardware"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74626-3_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T17:15:40Z","timestamp":1737393340000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74626-3_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540746256","9783540746263"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74626-3_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}