{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:33Z","timestamp":1759146393168},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540747345"},{"type":"electronic","value":"9783540747352"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74735-2_21","type":"book-chapter","created":{"date-parts":[[2007,8,22]],"date-time":"2007-08-22T10:33:47Z","timestamp":1187778827000},"page":"303-319","source":"Crossref","is-referenced-by-count":20,"title":["Power Analysis Resistant AES Implementation with Instruction Set Extensions"],"prefix":"10.1007","author":[{"given":"Stefan","family":"Tillich","sequence":"first","affiliation":[]},{"given":"Johann","family":"Gro\u00dfsch\u00e4dl","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","doi-asserted-by":"publisher","first-page":"275","DOI":"10.1109\/ASAP.2006.62","volume-title":"Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP 2006)","author":"G. Bertoni","year":"2006","unstructured":"Bertoni, G., Breveglieri, L., Farina, R., Regazzoni, F.: Speeding Up AES By Extending a 32-Bit Processor Instruction Set. In: Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP 2006), pp. 275\u2013282. IEEE Computer Society, Los Alamitos (2006)"},{"key":"21_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1007\/978-3-540-30564-4_5","volume-title":"Selected Areas in Cryptography","author":"J. Bl\u00f6mer","year":"2004","unstructured":"Bl\u00f6mer, J., Guajardo, J., Krummel, V.: Provably Secure Masking of AES. In: Handschuh, H., Hasan, M.A. (eds.) SAC 2004. LNCS, vol.\u00a03357, pp. 69\u201383. Springer, Heidelberg (2004)"},{"key":"21_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1007\/978-3-540-30205-6_50","volume-title":"Integrated Circuit and System Design","author":"M. Bucci","year":"2004","unstructured":"Bucci, M., Guglielmo, M., Luzzi, R., Trifiletti, A.: A Power Consumption Randomization Countermeasure for DPA-Resistant Cryptographic Processors. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 481\u2013490. Springer, Heidelberg (2004)"},{"key":"21_CR4","first-page":"481","volume-title":"21st International Conference on Advanced Information Networking and Applications (AINA 2007)","author":"A.J. Elbirt","year":"2007","unstructured":"Elbirt, A.J.: Fast and Efficient Implementation of AES via Instruction Set Extensions. In: 21st International Conference on Advanced Information Networking and Applications (AINA 2007). Workshops Proceedings, Niagara Falls, Canada, May 21-23, 2007, vol.\u00a01, pp. 481\u2013490. IEEE Computer Society Press, Los Alamitos (2007)"},{"key":"21_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1007\/978-3-540-28632-5_10","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"J. Gro\u00dfsch\u00e4dl","year":"2004","unstructured":"Gro\u00dfsch\u00e4dl, J., Sava\u015f, E.: Instruction Set Extensions for Fast Arithmetic in Finite Fields GF(p) and GF(2\n                    m\n                  ). In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol.\u00a03156, pp. 133\u2013147. Springer, Heidelberg (2004)"},{"key":"21_CR6","unstructured":"G\u00fcrkaynak, F.K., Luethi, P., Bernold, N., Blattmann, R., Goode, V., Marghitola, M., Kaeslin, H., Felber, N., Fichtner, W.: Hardware Evaluation of eSTREAM Candidates: Achterbahn, Grain, MICKEY, MOSQUITO, SFINKS, Trivium, VEST, ZK-Crypt. In: Record of The State of the Art of Stream Ciphers (SASC) Workshop 2006 (February 2006)"},{"key":"21_CR7","unstructured":"ISEC project. Instruction Set Extensions for Cryptography (ISEC): Project Webpage, \n                    \n                      http:\/\/www.iaik.tugraz.at\/isec"},{"key":"21_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P.C. Kocher","year":"1999","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"21_CR9","volume-title":"Power Analysis Attacks \u2013 Revealing the Secrets of Smart Cards","author":"S. Mangard","year":"2007","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks \u2013 Revealing the Secrets of Smart Cards. Springer, Heidelberg (2007)"},{"key":"21_CR10","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1109\/SIPS.2004.1363041","volume-title":"IEEE Workshop on Signal Processing Systems (SIPS 2004)","author":"K. Nadehara","year":"2004","unstructured":"Nadehara, K., Ikekawa, M., Kuroda, I.: Extended Instructions for the AES Cryptography and their Efficient Implementation. In: IEEE Workshop on Signal Processing Systems (SIPS 2004), Austin, Texas, USA, pp. 152\u2013157. IEEE Press, Los Alamitos (2004)"},{"key":"21_CR11","unstructured":"Schgaguler, K.: Assay of the DPA Vulnerability of Micro Electric Circuits Based on FPGA Measurements. Master\u2019s thesis, Institute for Applied Information Processing and Communications (IAIK), Graz University of Technology, Inffeldgasse 16a, 8010 Graz, Austria (October 2005)"},{"key":"21_CR12","unstructured":"National Institute of Standards and Technology (NIST). FIPS-197: Advanced Encryption Standard (November 2001), Available online at \n                    \n                      http:\/\/www.itl.nist.gov\/fipspubs\/"},{"key":"21_CR13","first-page":"138","volume-title":"12th IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP 2000)","author":"Z. Shi","year":"2000","unstructured":"Shi, Z., Lee, R.B.: Bit Permutation Instructions for Accelerating Software Cryptography. In: Swartzlander, E.E., Jullien, G.A., Schulte, M.J. (eds.) 12th IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP 2000), Boston, MA, USA, 10-12 July 2000, pp. 138\u2013148. IEEE Computer Society Press, Los Alamitos (2000)"},{"key":"21_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1007\/11894063_22","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"S. Tillich","year":"2006","unstructured":"Tillich, S., Gro\u00dfsch\u00e4dl, J.: Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 270\u2013284. Springer, Heidelberg (2006)"},{"key":"21_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1007\/978-3-540-72738-5_10","volume-title":"ACNS 2007","author":"S. Tillich","year":"2007","unstructured":"Tillich, S., Herbst, C., Mangard, S.: Protecting AES Software Implementations on 32-bit Processors against Power Analysis. In: TSDM 2000. LNCS, vol.\u00a04521, pp. 141\u2013157. Springer, Heidelberg (to be published, 2007)"},{"key":"21_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"354","DOI":"10.1007\/11545262_26","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"K. Tiri","year":"2005","unstructured":"Tiri, K., Hwang, D., Hodjat, A., Lai, B.-C., Yang, S., Schaumont, P., Verbauwhede, I.: Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 354\u2013365. Springer, Heidelberg (2005)"},{"key":"21_CR17","doi-asserted-by":"publisher","first-page":"246","DOI":"10.1109\/DATE.2004.1268856","volume-title":"2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004)","author":"K. Tiri","year":"2004","unstructured":"Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), Paris, France, 16-20 February 2004, vol.\u00a01, pp. 246\u2013251. IEEE Computer Society, Los Alamitos (2004)"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74735-2_21.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:35:15Z","timestamp":1619519715000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74735-2_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540747345","9783540747352"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74735-2_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}