{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,4]],"date-time":"2026-10-04T10:48:37Z","timestamp":1791110917409,"version":"4.1.0"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540747345","type":"print"},{"value":"9783540747352","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74735-2_29","type":"book-chapter","created":{"date-parts":[[2007,8,22]],"date-time":"2007-08-22T06:33:47Z","timestamp":1187764427000},"page":"427-442","source":"Crossref","is-referenced-by-count":43,"title":["Information Theoretic Evaluation of Side-Channel Resistant Logic Styles"],"prefix":"10.1007","author":[{"given":"Fran\u00e7ois","family":"Mac\u00e9","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fran\u00e7ois-Xavier","family":"Standaert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Jacques","family":"Quisquater","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"29_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1007\/3-540-36400-5_4","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"D. Agrawal","year":"2003","unstructured":"Agrawal, D., Archambeault, B., Rao, J., Rohatgi, P.: The EM Side-Channel(s). In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 29\u201345. Springer, Heidelberg (2003)"},{"issue":"3","key":"29_CR2","doi-asserted-by":"publisher","first-page":"550","DOI":"10.1109\/4.910495","volume":"36","author":"M.W. Allam","year":"2001","unstructured":"Allam, M.W., Elmasry, M.I.: Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performances Logic Styles. IEEE Journal of Solid State Circuits\u00a036(3), 550\u2013558 (2001)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"29_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/11894063_1","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"C. Archambeau","year":"2006","unstructured":"Archambeau, C., Peeters, E., Standaert, F.-X., Quisquater, J.-J.: Template Attacks in Principal Subspaces. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 1\u201314. Springer, Heidelberg (2006)"},{"key":"29_CR4","unstructured":"Berkley MOSFET Simulation Model: Device Research Group, Department of of Electrical Engineering and Computer Science, University of California, Berkeley, \n                    \n                      http:\/\/www-device.eecs.berkeley.edu\/bsim3\/"},{"key":"29_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/3-540-36400-5_3","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"S. Chari","year":"2003","unstructured":"Chari, S., Rao, J., Rohatgi, P.: Template Attacks. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 13\u201328. Springer, Heidelberg (2003)"},{"key":"29_CR6","unstructured":"ECRYPT Network of Excellence in Cryptology: The Side-Channel Cryptanalysis Lounge, \n                    \n                      http:\/\/www.crypto.ruhr-uni-bochum.de\/en_sclounge.html"},{"key":"29_CR7","unstructured":"http:\/\/www.mentor.com\/products\/eldo"},{"key":"29_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1007\/978-3-540-45238-6_12","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"J.A. Fournier","year":"2003","unstructured":"Fournier, J.A., Moore, S., Li, H., Mullins, R.D., Taylor, G.S.: Security Evaluation of Asynchronous Circuits. In: D.Walter, C., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 137\u2013151. Springer, Heidelberg (2003)"},{"key":"29_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1007\/11545262_14","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"W. Fischer","year":"2005","unstructured":"Fischer, W., Gammel, B.M.: Masking at the Gate Level in The Presence of Glitches. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 187\u2013200. Springer, Heidelberg (2005)"},{"key":"29_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1007\/11545262_28","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"S. Guilley","year":"2005","unstructured":"Guilley, S., Hoogvorst, P., Mathieu, Y., Pacalet, R.: The Backend Duplication Method: A Leakage-Proof Place-and-Route Strategy for ASICs. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 383\u2013397. Springer, Heidelberg (2005)"},{"issue":"9","key":"29_CR11","doi-asserted-by":"publisher","first-page":"997","DOI":"10.1016\/j.mejo.2006.01.020","volume":"37","author":"I. Hassoune","year":"2006","unstructured":"Hassoune, I., Mac\u00e9, F., Flandre, D., Legat, J.-D.: Low-swing current mode logic (LSCML): a new logic style for secure smart cards against power analysis attacks. Microelectronics Journal\u00a037(9), 997\u20131006 (2006)","journal-title":"Microelectronics Journal"},{"key":"29_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology - CRYPTO \u201996","author":"P. Kocher","year":"1996","unstructured":"Kocher, P.: Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS and Other Systems. In: Koblitz, N. (ed.) CRYPTO 1996. LNCS, vol.\u00a01109, pp. 104\u2013113. Springer, Heidelberg (1996)"},{"key":"29_CR13","series-title":"Lecture Notes in Computer Science","first-page":"398","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 398\u2013412. Springer, Heidelberg (1999)"},{"key":"29_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"280","DOI":"10.1007\/11545262_21","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"H. Li","year":"2005","unstructured":"Li, H., Markettos, T., Moore, S.: Security Evaluation Against Electromagnetic Analysis at Design Time. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 280\u2013292. Springer, Heidelberg (2005)"},{"key":"29_CR15","unstructured":"Mac\u00e9, F., Standaert, F.-X., Hassoune, I., Legat, J.-D., Quisquater, J.-J.: A Dynamic Current Mode Logic to Counteract Power Analysis Attacks. In: The Proceedings DCIS 2004, Bordeaux France, pp. 186\u2013191 (November 2004)"},{"key":"29_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1007\/978-3-540-30574-3_24","volume-title":"Topics in Cryptology \u2013 CT-RSA 2005","author":"S. Mangard","year":"2005","unstructured":"Mangard, S., Popp, T., Gammel, B.: Side-Channel Leakage of Masked CMOS Gates. In: Menezes, A.J. (ed.) CT-RSA 2005. LNCS, vol.\u00a03376, pp. 351\u2013365. Springer, Heidelberg (2005)"},{"key":"29_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/11545262_13","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"T. Popp","year":"2005","unstructured":"Popp, T., Mangard, S.: Masked Dual-Rail Pre-Charge Logic: DPA-Resistance Without Routing Constraints. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 172\u2013186. Springer, Heidelberg (2005)"},{"key":"29_CR18","unstructured":"Standaert, F.-X., Malkin, T.G., Yung, M.: A Formal Practice-Oriented Model for the Analysis of Side-Channel Attacks. Cryptology ePrint Archive, Report 2006\/139 (2006), \n                    \n                      http:\/\/eprint.iacr.org"},{"key":"29_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1007\/11894063_3","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"F.-X. Standaert","year":"2006","unstructured":"Standaert, F.-X., Peeters, E., Archambeau, C., Quisquater, J.-J.: Towards Security Limits in Side-Channel Attacks. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 30\u201345. Springer, Heidelberg (2006)"},{"key":"29_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1007\/11894063_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"D. Suzuki","year":"2006","unstructured":"Suzuki, D., Seaki, M.: Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-Charge Logic Style. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 255\u2013269. Springer, Heidelberg (2006)"},{"key":"29_CR21","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand DPA on Smart Cards. In: The proceedings of ESSCIRC 2002, Florence, Italy, pp. 403\u2013406 (September 2002)"},{"key":"29_CR22","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: The proceedings of DATE 04, Paris, France, vol.\u00a01, pp. 10246\u201310251 (February 2004)","DOI":"10.1109\/DATE.2004.1268856"},{"key":"29_CR23","first-page":"143","volume-title":"The proceedings of CARDIS 2004","author":"K. Tiri","year":"2004","unstructured":"Tiri, K., Verbauwhede, I.: Place and Route for Secure Standard Cell Design. In: The proceedings of CARDIS 2004, pp. 143\u2013158. Kluwer, Dordrecht (2004)"},{"key":"29_CR24","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Design Method for Constant Power Consumption of Differential Logic Circuits. In: the proceedings of DATE, pp. 628\u2013633 (2005)","DOI":"10.1109\/DATE.2005.113"},{"key":"29_CR25","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Simulation Models for Side-Channel Information Leaks. In: The proceedings of DAC 2005, pp. 228\u2013233, San Diego, CA, USA, (June 2005)","DOI":"10.1145\/1065579.1065640"},{"key":"29_CR26","unstructured":"UCL Crypto Group: Theoretical Models for Side-Channel Attacks, home page and FAQs: \n                    \n                      http:\/\/www.dice.ucl.ac.be\/fstandae\/tsca"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74735-2_29.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:35:19Z","timestamp":1619505319000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74735-2_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540747345","9783540747352"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74735-2_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[]}}