{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,27]],"date-time":"2026-10-27T18:04:07Z","timestamp":1793124247643,"version":"4.5.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540747345","type":"print"},{"value":"9783540747352","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74735-2_7","type":"book-chapter","created":{"date-parts":[[2007,8,22]],"date-time":"2007-08-22T10:33:47Z","timestamp":1187778827000},"page":"95-106","source":"Crossref","is-referenced-by-count":45,"title":["Masking and Dual-Rail Logic Don\u2019t Add Up"],"prefix":"10.1007","author":[{"given":"Patrick","family":"Schaumont","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kris","family":"Tiri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"7_CR1","first-page":"338","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"S. Mangard","year":"2007","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards, vol.\u00a0XXIV, p. 338. Springer, Heidelberg (2007)"},{"key":"7_CR2","unstructured":"Tiri, K., Schaumont, P.: Changing the Odds against Masked Logic, Selected Areas of Cryptography 2006 (SAC), LNCS. Springer, Heidelberg (to appear)"},{"key":"7_CR3","unstructured":"Suzuki, D., Saeki, M., Ichikawa, T.: Random Switching Logic: A Countermeasure against DPA based on Transition Probability, Cryptology ePrint Archive, Report 2004\/346 (2004)"},{"key":"7_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/11545262_13","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"T. Popp","year":"2005","unstructured":"Popp, T., Mangard, S.: Masked Dual-Rail Pre-charge Logic: DPA Resistance without the Routing Constraints. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 172\u2013186. Springer, Heidelberg (2005)"},{"key":"7_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"242","DOI":"10.1007\/11894063_20","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"Z. Chen","year":"2006","unstructured":"Chen, Z., Zhou, Y.: Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 242\u2013254. Springer, Heidelberg (2006)"},{"key":"7_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1007\/978-3-540-30574-3_24","volume-title":"Topics in Cryptology \u2013 CT-RSA 2005","author":"S. Mangard","year":"2005","unstructured":"Mangard, S., Popp, T., Gammel, B.: Side-channel Leakage of Masked CMOS Gates. In: Menezes, A.J. (ed.) CT-RSA 2005. LNCS, vol.\u00a03376, pp. 351\u2013365. Springer, Heidelberg (2005)"},{"key":"7_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1007\/11894063_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"D. Suzuki","year":"2006","unstructured":"Suzuki, D., Saeki, M.: Security Evaluation of DPA Countermeasures using Dual-Rail Pre-charge Logic Style. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 255\u2013269. Springer, Heidelberg (2006)"},{"key":"7_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1007\/11545262_27","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"D. Suzuki","year":"2005","unstructured":"Suzuki, D., Saeki, M., Ichikawa, T.: DPA Leakage Models for CMOS Logic Circuits. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 366\u2013382. Springer, Heidelberg (2005)"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: Design, Automation and Test in Europe Conference (DATE 2004), pp. 246\u2013251 (2004)","DOI":"10.1109\/DATE.2004.1268856"},{"key":"7_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1007\/11894063_3","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"F.-X. Standaert","year":"2006","unstructured":"Standaert, F.-X., Peeters, E., Archambeau, C., Quisquater, J.J.: Towards Security Limits of Side-Channel Attacks. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 30\u201345. Springer, Heidelberg (2006)"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74735-2_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:35:22Z","timestamp":1619519722000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74735-2_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540747345","9783540747352"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74735-2_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[]}}