{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:49:51Z","timestamp":1725490191840},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540747413"},{"type":"electronic","value":"9783540747420"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-74742-0_12","type":"book-chapter","created":{"date-parts":[[2007,8,21]],"date-time":"2007-08-21T07:03:30Z","timestamp":1187679810000},"page":"104-112","source":"Crossref","is-referenced-by-count":6,"title":["Parallelization Strategies for the Points of Interests Algorithm on the Cell Processor"],"prefix":"10.1007","author":[{"given":"Tarik","family":"Saidani","sequence":"first","affiliation":[]},{"given":"Lionel","family":"Lacassagne","sequence":"additional","affiliation":[]},{"given":"Samir","family":"Bouaziz","sequence":"additional","affiliation":[]},{"given":"Taj Muhammad","family":"Khan","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/JSSC.2005.859896","volume":"41","author":"D. Pham","year":"2006","unstructured":"Pham, D., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey, P., Harvey, P., Hofstee, H., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, D., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., Yazawa, K.: Overview of the Architecture, Circuit Design, and Physical Implementation of a First-generation Cell Processor. IEEE Journal of Solid-State Circuits\u00a041, 179\u2013196 (2006)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"12_CR2","unstructured":"IBM: Cell Broadband Engine Programming Handbook. Version 1.0 edn. IBM (2006)"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Petrini, F., Fossum, G., Fern\u00e1ndez, J., Varbanescu, A.L., Kistler, M., Perrone, M.: Multicore Surprises: Lessons Learned from Optimizing Sweep3D on the Cell Broadband Engine. In: IEEE\/ACM International Parallel and Distributed Processing Symposium (2007)","DOI":"10.1109\/IPDPS.2007.370252"},{"key":"12_CR4","unstructured":"Greene, J., Cooper, R.: A Parallel 64k Complex fft Algorithm for the IBM\/Sony\/Toshiba Cell Broadband Engine Processor. In: Global Signal Processing Expo. (2005)"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Eichenberger, A.E., O\u2019Brien, J.K., O\u2019Brien, K.M., Wu, P., Chen, T., Oden, P.H., Prener, D.A., Shepherd, J.C., So, B., Sura, Z., Zhang, A.W.T., Zhao, P., Gschwind, M.K., Archambault, R., Gao, Y., Koo, R.: Using Advanced Compiler Technology to Exploit the Performance of the Cell Broadband Engine Architecture. IBM Ssystems Journal\u00a045 (2006)","DOI":"10.1147\/sj.451.0059"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"Benthin, C., Wald, I., Scherbaum, M., Friedrich, H.: Ray Tracing on the CELL Processor. In: IEEE Symposium on Interactive Ray Tracing (2006)","DOI":"10.1109\/RT.2006.280210"},{"key":"12_CR7","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2006.49","volume":"26","author":"M. Kistler","year":"2006","unstructured":"Kistler, M., Perrone, M., Petrini, F.: Cell Multiprocessor Communication Network: Built for Speed. IEEE Micro\u00a026, 10\u201323 (2006)","journal-title":"IEEE Micro"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Fatahalian, K., Knight, T.J., Houston, M., Erez, M., Horn, D.R., Leem, L., Park, J.Y., Ren, M., Aiken, A., Dally, W.J., Hanrahan, P.: Sequoia: Programming the Memory Hierarchy. In: Proceedings of the 2006 ACM\/IEEE Conference on Supercomputing (2006)","DOI":"10.1109\/SC.2006.55"},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"Knight, T.J., Park, J.Y., Ren, M., Houston, M., Erez, M., Fatahalian, K., Aiken, A., Dally, W.J., Hanrahan, P.: Compilation for Explicitly Managed Memory Hierarchies. In: Proceedings of the 2007 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (2007)","DOI":"10.1145\/1229428.1229477"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74742-0_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T05:32:22Z","timestamp":1556775142000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74742-0_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540747413","9783540747420"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74742-0_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}