{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:50:41Z","timestamp":1725490241617},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540747413"},{"type":"electronic","value":"9783540747420"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-74742-0_27","type":"book-chapter","created":{"date-parts":[[2007,8,21]],"date-time":"2007-08-21T11:03:30Z","timestamp":1187694210000},"page":"278-288","source":"Crossref","is-referenced-by-count":2,"title":["An QoS Aware Mapping of Cores Onto NoC Architectures"],"prefix":"10.1007","author":[{"given":"Huy-Nam","family":"Nguyen","sequence":"first","affiliation":[]},{"given":"Vu-Duc","family":"Ngo","sequence":"additional","affiliation":[]},{"given":"Younghwan","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Hanjin","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Hae-Wook","family":"Choi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","doi-asserted-by":"crossref","unstructured":"Guerrier, P., et al.: A generic architecture for on-chip packet-switched interconnection. Design Automation and Test in Europe, 250\u2013256 (August 2000)","DOI":"10.1145\/343647.343776"},{"issue":"4","key":"27_CR2","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"M.A. Horowitz","year":"2001","unstructured":"Horowitz, M.A., et al.: The future of wires. Proceeding of IEEE\u00a089(4), 490\u2013504 (2001)","journal-title":"Proceeding of IEEE"},{"key":"27_CR3","doi-asserted-by":"crossref","unstructured":"Benini, L., et al.: Networks On Chips: A new SoC paradigm. IEEE computer\u00a0 (January 2002)","DOI":"10.1109\/2.976921"},{"key":"27_CR4","doi-asserted-by":"crossref","unstructured":"Kumar, S., et al.: A network on chip architecture and design methodology. In: Proc. Symposium on VLSI, pp. 105\u2013112 (April 2002)","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"27_CR5","doi-asserted-by":"crossref","unstructured":"Van der Tol, E.B., et al.: Mapping of MPEG-4 Decoding on a Flexible Architecture Platform. SPIE, 1\u201313 (January 2002)","DOI":"10.1117\/12.451067"},{"key":"27_CR6","doi-asserted-by":"crossref","unstructured":"Hu, J., et al.: Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. on CAD of Integrated Circuits and Systems\u00a024(4) (April 2005)","DOI":"10.1109\/TCAD.2005.844106"},{"key":"27_CR7","doi-asserted-by":"crossref","unstructured":"Murali, S., et al.: Bandwidth-constrained mapping of cores onto NoC architectures. In: Proc. DATE (2004)","DOI":"10.1109\/DATE.2004.1269002"},{"key":"27_CR8","doi-asserted-by":"crossref","unstructured":"Murali, S., et al.: SUNMAP: A tool for automatic topology selection and generation for NoCs. In: Proc. DAC (2004)","DOI":"10.1145\/996566.996809"},{"key":"27_CR9","unstructured":"Ns2, http:\/\/www.isi.edu\/nsnam\/ns\/"},{"key":"27_CR10","unstructured":"Wang, H., et al.: Orion: a power-performance simulator for interconnection networks. In: Proc. Intl. Symp. on Microarchitecture, pp. 294\u2013305 (November 2002)"},{"issue":"5","key":"27_CR11","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/MDT.2005.108","volume":"22","author":"P.P. Pande","year":"2005","unstructured":"Pande, P.P., et al.: Design, Synthesis, and Test of Network on Chips. Design and Test of Computer\u00a022(5), 404\u2013413 (2005)","journal-title":"Design and Test of Computer"},{"key":"27_CR12","doi-asserted-by":"crossref","unstructured":"Nurmi, J.: Network-on-Chip: A New Paradigm for System-on-Chip Design. SoC05, 2\u20136 (November 2005)","DOI":"10.1109\/ISSOC.2005.1595630"},{"key":"27_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1007\/11599555_29","volume-title":"Embedded Software and Systems","author":"V.-D. Ngo","year":"2005","unstructured":"Ngo, V.-D., et al.: Designing On-chip Network based on Optimal latency Criteria. In: Yang, L.T., Zhou, X.-s., Zhao, W., Wu, Z., Zhu, Y., Lin, M. (eds.) ICESS 2005. LNCS, vol.\u00a03820, pp. 287\u2013298. Springer, Heidelberg (2005)"},{"key":"27_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1007\/11946441_12","volume-title":"Parallel and Distributed Processing and Applications","author":"V.-D. Ngo","year":"2006","unstructured":"Ngo, V.-D., et al.: The Optimum Network on Chip Architectures for Video Object Plane Decoder Design. In: Guo, M., Yang, L.T., Di Martino, B., Zima, H.P., Dongarra, J., Tang, F. (eds.) ISPA 2006. LNCS, vol.\u00a04330, pp. 75\u201385. Springer, Heidelberg (2006)"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74742-0_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,13]],"date-time":"2023-05-13T21:16:31Z","timestamp":1684012591000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74742-0_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540747413","9783540747420"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74742-0_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}