{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:15:35Z","timestamp":1725491735897},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540747833"},{"type":"electronic","value":"9783540747840"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-74784-0_41","type":"book-chapter","created":{"date-parts":[[2007,9,18]],"date-time":"2007-09-18T02:29:19Z","timestamp":1190082559000},"page":"404-414","source":"Crossref","is-referenced-by-count":0,"title":["The SKB: A Semi-Completely-Connected Bus for On-Chip Systems"],"prefix":"10.1007","author":[{"given":"Masaru","family":"Takesue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"41_CR1","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/2.612245","volume":"30","author":"D. Matzke","year":"1997","unstructured":"Matzke, D.: Will Physical Scalability Sabotage Performance Gains. IEEE Computer\u00a030, 37\u201339 (1997)","journal-title":"IEEE Computer"},{"doi-asserted-by":"crossref","unstructured":"Magen, N., Kolodny, A., Weiser, U., Shamir, N.: Interconnect-Power Dissipation in a Microprocessor. In: Proc. of System Level Interconnect Prediction, pp. 7\u201313 (2004)","key":"41_CR2","DOI":"10.1145\/966747.966750"},{"unstructured":"Huh, J., Burger, D., Keckler, S.W.: Exploring the Design Space of Future CMPs. In: Proc. Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 199\u2013210 (2001)","key":"41_CR3"},{"key":"41_CR4","doi-asserted-by":"publisher","first-page":"834","DOI":"10.1109\/JSSC.2003.810060","volume":"38","author":"R.T. Chang","year":"2003","unstructured":"Chang, R.T., Talwalkar, N., Patrick, C.P., Wong, S.S.: Near Speed-of-Light Signaling Over On-Chip Electrical Interconnects. IEEE Jour. on Solid-State Circuits\u00a038, 834\u2013838 (2003)","journal-title":"IEEE Jour. on Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Beckmann, B.M., Wood, D.A.: TLC: Transmission Line Caches. In: Proc. Int. Symp. on Microarchitecture, pp. 43\u201354 (2003)","key":"41_CR5","DOI":"10.1109\/MICRO.2003.1253182"},{"doi-asserted-by":"crossref","unstructured":"Cheng, L., et al.: Interconnect-Aware Coherence Protocol for Chip Multiprocessors. In: Proc. 33rd Int. Symp. on Computer Architecture, pp. 339\u2013350 (2006)","key":"41_CR6","DOI":"10.1145\/1150019.1136515"},{"doi-asserted-by":"crossref","unstructured":"Guerrier, P., Greiner, A.: A Generic Architecture for On-Chip Packet-Switched Interconnections. In: Proc. Design and Test in Europe (DATE), pp. 250\u2013256 (2000)","key":"41_CR7","DOI":"10.1145\/343647.343776"},{"key":"41_CR8","doi-asserted-by":"publisher","first-page":"892","DOI":"10.1109\/TC.1985.6312192","volume":"C-34","author":"C.E. Leiserson","year":"1985","unstructured":"Leiserson, C.E.: Fat-Trees: Universal Networks for Hardware-Efficient Supercomputing. IEEE Trans. on Computer\u00a0C-34, 892\u2013901 (1985)","journal-title":"IEEE Trans. on Computer"},{"doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: Proc. Design Automation Conf. (DAC), pp. 683\u2013689 (2001)","key":"41_CR9","DOI":"10.1109\/DAC.2001.935594"},{"key":"41_CR10","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/MM.2002.1044298","volume":"22","author":"F. Karim","year":"2002","unstructured":"Karim, F., et al.: An Interconnect Architecture for Networking Systems on Chips. IEEE Micro\u00a022, 36\u201345 (2002)","journal-title":"IEEE Micro"},{"doi-asserted-by":"crossref","unstructured":"Kumar, R., Zyuban, V., Tullsen, D.M.: Interconnection in Multi-Core Architectures: Understanding Mechanisms, Overhead and Scaling. In: Proc. 32nd Int. Symp. on Computer Architectures, pp. 408\u2013419 (2005)","key":"41_CR11","DOI":"10.1145\/1080695.1070004"},{"doi-asserted-by":"crossref","unstructured":"Lovett, T., Clapp, R.: STiNG: A ccNUMA Computer System for the Commercial Marketplace. In: Proc. 23th Int. Symp. on Computer Architectures, pp. 308\u2013317 (1996)","key":"41_CR12","DOI":"10.1145\/232974.233006"},{"doi-asserted-by":"crossref","unstructured":"Laudon, J., Lenoski, D.: The SGI Origin: A ccNUMA Highly Scalable Server. In: Proc. 24th Int. Symp. on Computer Architectures, pp. 241\u2013251 (1997)","key":"41_CR13","DOI":"10.1145\/264107.264206"},{"doi-asserted-by":"crossref","unstructured":"Olukotun, K., et al.: The Case for a Single Chip Multiprocessor. In: Proc. 7th Int. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 2\u201311 (1996)","key":"41_CR14","DOI":"10.1145\/237090.237140"},{"doi-asserted-by":"crossref","unstructured":"Barroso, L.A., et al.: Piranha: A Scalable Architecture Based on Single-Chip Multiprocessors. In: Proc. 27th Int. Symp. on Computer Architectures, pp. 282\u2013293 (2000)","key":"41_CR15","DOI":"10.1145\/339647.339696"},{"doi-asserted-by":"crossref","unstructured":"Takesue, M.: \u03a8-Cubes: Recursive Bused Fat-Hypercubes for Multilevel Snoopy Caches. In: Proc. Int. Symp. on Parallel Architectures, Algorithms, and Networks (I-SPAN), pp. 62\u201367 (1999)","key":"41_CR16","DOI":"10.1109\/ISPAN.1999.778918"},{"key":"41_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"382","DOI":"10.1007\/978-3-540-30141-7_53","volume-title":"Network and Parallel Computing","author":"M. Takesue","year":"2004","unstructured":"Takesue, M.: DC-Mesh: A Contracted High-Dimensional Mesh for Dynamic Clustering. In: Jin, H., Gao, G.R., Xu, Z., Chen, H. (eds.) NPC 2004. LNCS, vol.\u00a03222, pp. 382\u2013389. Springer, Heidelberg (2004)"},{"doi-asserted-by":"crossref","unstructured":"Takesue, M.: The Psi-Cube: A Bus-Based Cube-Type Network for High-Performance On-Chip Networks. In: Proc. 2005 Int. Conf. on Parallel Processing (ICPP) Workshops, pp. 539\u2013546 (2005) (For the full version, see Parallel Computing, vol. 32, pp. 852\u2013869, Elsevier B. V (2006))","key":"41_CR18","DOI":"10.1016\/j.parco.2006.09.003"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74784-0_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T02:58:20Z","timestamp":1556852300000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74784-0_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540747833","9783540747840"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74784-0_41","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}