{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:29:02Z","timestamp":1737437342533,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540747833"},{"type":"electronic","value":"9783540747840"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-74784-0_48","type":"book-chapter","created":{"date-parts":[[2007,9,18]],"date-time":"2007-09-18T02:29:19Z","timestamp":1190082559000},"page":"476-485","source":"Crossref","is-referenced-by-count":1,"title":["The Implementation and Evaluation of a Low-Power Clock Distribution Network Based on EPIC"],"prefix":"10.1007","author":[{"given":"Rong","family":"Ji","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianjun","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junfeng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"48_CR1","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1109\/TVLSI.2002.1043334","volume":"10","author":"J. Pangjun","year":"2002","unstructured":"Pangjun, J., et al.: Low-Power Clock Distribution Using Multiple Voltages and Reduced Swings. IEEE Trans.on VLSI systems\u00a010(3), 309\u2013318 (2002)","journal-title":"IEEE Trans.on VLSI systems"},{"key":"48_CR2","unstructured":"Chapiro, D.M.: Globally Asynchronous Locally Synchronous Systems. PhD thesis, Stanford Univ. (1984)"},{"key":"48_CR3","doi-asserted-by":"crossref","unstructured":"Iyer, A., Marculescu, D.: Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors. In: Proceedings of the 29th Annual International Symposium on Computer Architecture, pp. 158\u2013170 (2002)","DOI":"10.1109\/ISCA.2002.1003573"},{"key":"48_CR4","doi-asserted-by":"crossref","unstructured":"Magklis, G., et al.: Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor. In: Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 14\u201327 (2003)","DOI":"10.1145\/859618.859621"},{"key":"48_CR5","doi-asserted-by":"crossref","unstructured":"Semeraro, G., Magklis, G., et al.: Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. In: Proc. 9th Int\u2019l Symp. High-Performance Computer Architecture, pp. 29\u201340 (2002)","DOI":"10.1109\/HPCA.2002.995696"},{"key":"48_CR6","doi-asserted-by":"crossref","unstructured":"Semeraro, G., Albonesi, D.H., et al.: Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture. In: Proc. 35th Ann. IEEE\/ACM Int\u2019l Symp. Microarchitecture, pp. 356\u2013370 (2002)","DOI":"10.1109\/MICRO.2002.1176263"},{"key":"48_CR7","doi-asserted-by":"crossref","unstructured":"Iyer, A., Marculescu, D.: Power efficiency of voltage scaling in multiple clock, multiple voltage cores. In: Proceedings of the International Conference on Computer-Aided Design, pp. 379\u2013386 (2002)","DOI":"10.1145\/774572.774629"},{"key":"48_CR8","unstructured":"Eswaran, A., Chen, S.: All-domain fine grain dynamic speed\/voltage scaling for GALS processors (2003), URL: http:\/\/www.ece.cmu.edu\/~schen1\/ece743\/proposal_up.pdf"},{"issue":"2","key":"48_CR9","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/2.820037","volume":"33","author":"M. Schlansker","year":"2000","unstructured":"Schlansker, M., Rau, B.: EPIC: Explicitly Parallel Instruction Computing. IEEE Computer\u00a033(2), 37\u201345 (2000)","journal-title":"IEEE Computer"},{"issue":"11","key":"48_CR10","doi-asserted-by":"publisher","first-page":"1448","DOI":"10.1109\/JSSC.2002.803943","volume":"37","author":"S. Naffziger","year":"2002","unstructured":"Naffziger, S., Colon-Bonet, G., Fischer, T., et al.: The Implementation of the Itanium 2 Microprocessor. IEEE Journal of Solid-State Circuits\u00a037(11), 1448\u20131460 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"48_CR11","unstructured":"Schlansker, M., Rau, B.: EPIC An Architecture for Instruction-Level Parallel Processors. Technical Report HPL-1999-111, HP Laboratories (2000)"},{"key":"48_CR12","unstructured":"Reinman, G., Jouppi, N.: An Integrated Cache Timing and Power Model. Technical report 2000\/7, Western Research Laboratory, USA (2000)"},{"issue":"10","key":"48_CR13","first-page":"1320","volume":"27","author":"W. Yongwen","year":"2004","unstructured":"Yongwen, W., Minxuan, Z.: Microarchitecture-Level Power Modeling and Analyzing for High-Performance Microprocessors. Chinese Journal of Computers\u00a027(10), 1320\u20131327 (2004)","journal-title":"Chinese Journal of Computers"},{"issue":"2","key":"48_CR14","first-page":"250","volume":"13","author":"W. Yongwen","year":"2004","unstructured":"Yongwen, W., Minxuan, Z.: IMPACT: XP: An integrated performance \/ power analysis framework for compiler and architecture research. Chinese Journal of Electronics\u00a013(2), 250\u2013253 (2004)","journal-title":"Chinese Journal of Electronics"},{"key":"48_CR15","doi-asserted-by":"crossref","unstructured":"Chang, P., Mahlke, S., Chen, W., et al.: An Architectural Framework for Multiple-instruction-issue Processors. In: Proceedings of the 18th Annual International Symposium on Computer Architecture, pp. 266\u2013275 (1991)","DOI":"10.1145\/115952.115979"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74784-0_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T01:18:04Z","timestamp":1737422284000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74784-0_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540747833","9783540747840"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74784-0_48","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}