{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:26:52Z","timestamp":1761582412147},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540748175"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74819-9_91","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T19:01:10Z","timestamp":1189537270000},"page":"740-746","source":"Crossref","is-referenced-by-count":0,"title":["An Approach for Four Way Set Associative Multilevel CMOS Cache Memory"],"prefix":"10.1007","author":[{"given":"Prasanna","family":"Palsodkar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amol","family":"Deshmukh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Preeti","family":"Bajaj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. G.","family":"Keskar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"91_CR1","volume-title":"Low-Voltage CMOS VLSI Circuits","author":"J.B. Kuo","year":"1999","unstructured":"Kuo, J.B., et al.: Low-Voltage CMOS VLSI Circuits. John Wiley, New York (1999)"},{"key":"91_CR2","doi-asserted-by":"crossref","unstructured":"Lin, P.-F.: A 0.8-V 128Kb Four-Way Set-Associative Two-Level CMOS Cache Memory Using Two-Stage Wordline\/Bitline-oriented Tag-Compare (WLOTC\/BLOTC) Scheme. IEEE Journal Of Solid-State Circuits\u00a037(10) (October 2002)","DOI":"10.1109\/JSSC.2002.803023"},{"key":"91_CR3","doi-asserted-by":"crossref","unstructured":"Mizuno, H.: A 1-V, 100-MHz, 10-mW Cache Using a Separated Bit-Line Memory Hierarchy Architecture and Domino Tag Comparators. IEEE Journal Of Solid-State Circuits\u00a031(11) (1996)","DOI":"10.1109\/JSSC.1996.542306"},{"key":"91_CR4","doi-asserted-by":"crossref","unstructured":"Kuo, J.B.: A 1-V 128-Kb Four-Way Set-Associate CMOS Cache Memory Using Wordline-Oriented Tag-Compare (WLOTC) Structure with the Content-Addressable-Memory (CAM) 10-Transistor Tag Cell. IEEE Journal Of Solid-State Circuits\u00a036(04) (2001)","DOI":"10.1109\/4.913745"},{"key":"91_CR5","unstructured":"Sirisantana, N., Wei, L., Roy, K.: School of Electrical and Computer Engineering, Purdue University *Intel Corp., Hillsboro. In: The Proceedings of the 2000 IEEE International Conference on Computer Design (2000)"},{"key":"91_CR6","doi-asserted-by":"publisher","first-page":"951","DOI":"10.1109\/JSSC.1985.1052420","volume":"SC20","author":"H. kadota","year":"1985","unstructured":"kadota, H., et al.: An 8-Kb content addressable and reentrant memory. IEEE Journal Of Solid-State Circuits\u00a0SC20, 951\u2013957 (1985)","journal-title":"IEEE Journal Of Solid-State Circuits"},{"key":"91_CR7","doi-asserted-by":"publisher","first-page":"592","DOI":"10.1109\/4.32012","volume":"24","author":"Godsel","year":"1989","unstructured":"Godsel, et al.: A content addressable memory management unit with on chip data cache. IEEE Journal Of Solid-State Circuits\u00a024, 592\u2013596 (1989)","journal-title":"IEEE Journal Of Solid-State Circuits"},{"key":"91_CR8","unstructured":"Jouppi, N.P., Wilton, S.J.E.: Tradeoffs in Two-Level On-Chip Caching. Research Report"},{"key":"91_CR9","unstructured":"Tanner tools manual, Tanner research INC, USA"}],"container-title":["Lecture Notes in Computer Science","Knowledge-Based Intelligent Information and Engineering Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74819-9_91.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:40:37Z","timestamp":1619505637000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74819-9_91"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540748175"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74819-9_91","relation":{},"subject":[]}}