{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:25:44Z","timestamp":1737437144775,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540754435"},{"type":"electronic","value":"9783540754442"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-75444-2_21","type":"book-chapter","created":{"date-parts":[[2007,9,7]],"date-time":"2007-09-07T15:48:35Z","timestamp":1189180115000},"page":"168-179","source":"Crossref","is-referenced-by-count":0,"title":["A Low-Power Globally Synchronous Locally Asynchronous FFT Processor"],"prefix":"10.1007","author":[{"given":"Yong","family":"Li","sequence":"first","affiliation":[]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Ruan","sequence":"additional","affiliation":[]},{"given":"Kui","family":"Dai","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"227","DOI":"10.1007\/11796435_24","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"T. Pitkanen","year":"2006","unstructured":"Pitkanen, T., Makinen, R., Heikkinen, J., Partanen, T., Takala, J.: Low\u2013power, high\u2013performance tta processor for 1024\u2013point fast fourier transform. In: Vassiliadis, S., Wong, S., H\u00e4m\u00e4l\u00e4inen, T.D. (eds.) SAMOS 2006. LNCS, vol.\u00a04017, pp. 227\u2013236. Springer, Heidelberg (2006)"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Wang, A., Chandrakasan, A.P.: Energy-aware architectures for a real-valued FFT implementation. In: Proceedings of the 2003 international symposium on low power electronics and design, pp. 360\u2013365 (2003)","DOI":"10.1145\/871506.871598"},{"issue":"3","key":"21_CR3","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1023\/A:1022119728558","volume":"33","author":"J.S. Lee","year":"2003","unstructured":"Lee, J.S., Sunwoo, M.H.: Design of new DSP instructions and their hardware architecture for high-speed FFT. VLSI Signal Process\u00a033(3), 247\u2013254 (2003)","journal-title":"VLSI Signal Process"},{"issue":"2-3","key":"21_CR4","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1007\/s11265-006-7265-3","volume":"43","author":"J. Takala","year":"2006","unstructured":"Takala, J., Punkka, K.: Scalable FFT processors and pipelined butterfly units. VLSI Signal Process\u00a043(2-3), 113\u2013123 (2006)","journal-title":"VLSI Signal Process"},{"issue":"6","key":"21_CR5","doi-asserted-by":"publisher","first-page":"1402","DOI":"10.1016\/j.sigpro.2006.12.004","volume":"87","author":"Y. Zhou","year":"2007","unstructured":"Zhou, Y., Noras, J.M., Shepherd, S.J.: Novel design of multiplier-less FFT processors. Signal Process\u00a087(6), 1402\u20131407 (2007)","journal-title":"Signal Process"},{"key":"21_CR6","volume-title":"Principles of CMOS VLSI design: a systems perspective","author":"N.H.E. Weste","year":"1985","unstructured":"Weste, N.H.E., Eshraghian, K.: Principles of CMOS VLSI design: a systems perspective. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA (1985)"},{"issue":"4","key":"21_CR7","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A., Sheng, S., Brodersen, R.: Low-power CMOS digital design. IEEE Journal of Solid-State Circuits\u00a027(4), 473\u2013484 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"11","key":"21_CR8","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/2.634866","volume":"30","author":"T. Werner","year":"1997","unstructured":"Werner, T., Akella, V.: Asynchronous processor survey. Computer\u00a030(11), 67\u201376 (1997)","journal-title":"Computer"},{"key":"21_CR9","doi-asserted-by":"crossref","unstructured":"Furber, S.B., Garside, J.D., Temple, S., Liu, J., Day, P., Paver, N.C.: AMULET2e: An asynchronous embedded controller. In: Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 290\u2013299 (1997)","DOI":"10.1109\/ASYNC.1997.587182"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Garside, J.D., Bainbridge, W.J., Bardsley, A., Clark, D.M., Edwards, D.A., Furber, S.B., Lloyd, D.W., Mohammadi, S., Pepper, J.S., Temple, S., Woods, J.V., Liu, J., Petlin, O.: AMULET3i - an asynchronous System-on-Chip. In: Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 162\u2013175 (2000)","DOI":"10.1109\/ASYNC.2000.836999"},{"key":"21_CR11","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1109\/ICCD.2000.878304","volume-title":"Proceedings of the 2000 IEEE International Conference on Computer Design","author":"S.B. Furber","year":"2000","unstructured":"Furber, S.B., Edwards, D.A., Garside, J.D.: AMULET3: a 100 MIPS asynchronous embedded processor. In: Proceedings of the 2000 IEEE International Conference on Computer Design, pp. 329\u2013334. IEEE Computer Society Press, Los Alamitos (2000)"},{"key":"21_CR12","doi-asserted-by":"crossref","unstructured":"Kawokgy, M., Andre, C., Salama, T.: Low-power asynchronous viterbi decoder for wireless applications. In: Proceedings of the 2004 international symposium on Low power electronics and design, pp. 286\u2013289 (2004)","DOI":"10.1145\/1013235.1013306"},{"key":"21_CR13","doi-asserted-by":"publisher","first-page":"297","DOI":"10.2307\/2003354","volume":"19","author":"J. Cooley","year":"1965","unstructured":"Cooley, J., Turkey, J.: An algotithm for the machine calculation of complex fourier series. Math. Computer\u00a019, 297\u2013301 (1965)","journal-title":"Math. Computer"},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Jain, M.K., Balakrishnan, M., Kumar, A.: ASIP design methodologies: Survey and issues. In: VLSID 2001. Proceedings of the The 14th International Conference on VLSI Design, pp. 76\u201381 (2001)","DOI":"10.1109\/ICVD.2001.902643"},{"key":"21_CR15","volume-title":"Microprocessor Architecture: from VLIW to TTA","author":"H. Corporaal","year":"1998","unstructured":"Corporaal, H.: Microprocessor Architecture: from VLIW to TTA. John Wiley & Sons Ltd., Chichester (1998)"},{"issue":"1","key":"21_CR16","doi-asserted-by":"crossref","first-page":"19","DOI":"10.3233\/ICA-1998-5103","volume":"5","author":"H. Corporaal","year":"1998","unstructured":"Corporaal, H., Arnold, M.: Using Transport Triggered Architectures for embedded processor design. Integrated Computer-Aided Engineering\u00a05(1), 19\u201337 (1998)","journal-title":"Integrated Computer-Aided Engineering"},{"issue":"6","key":"21_CR17","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"I.E. Sutherland","year":"1998","unstructured":"Sutherland, I.E.: Micropipelines. Communications of the ACM\u00a032(6), 720\u2013738 (1998)","journal-title":"Communications of the ACM"},{"key":"21_CR18","doi-asserted-by":"crossref","unstructured":"Gong, R., Wang, L., Li, Y., Dai, K., Wang, Z.Y.: A de-synchronous circuit design flow using hybrid cell library. In: 8th International Conference on Solid-State and Integrated Circuit Technology, pp. 1860\u20131863 (2006)","DOI":"10.1109\/ICSICT.2006.306489"},{"key":"21_CR19","unstructured":"Piguet, C., Zahnd, J.: STG-based synthesis of speed-independent CMOS cells. In: Workshop on Exploitation of STG-Based Design Technology (1998)"},{"issue":"3","key":"21_CR20","first-page":"315","volume":"E80-D","author":"J. Cortadella","year":"1997","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Transactions on Information and Systems\u00a0E80-D(3), 315\u2013325 (1997)","journal-title":"IEICE Transactions on Information and Systems"},{"key":"21_CR21","doi-asserted-by":"crossref","unstructured":"Shams, M., Ebergen, J., Elmasry, M.: A comparison of CMOS implementations of an asynchronous circuitsprimitive: the C-element. In: International Symposium on Low Power Electronics and Design, vol.\u00a012(14), pp. 93\u201396 (1996)","DOI":"10.1109\/LPE.1996.542737"},{"issue":"6","key":"21_CR22","first-page":"1022","volume":"41","author":"Y. Xie","year":"2004","unstructured":"Xie, Y., Fu, B.: Design and implementation of high throughput FFT processor. Computer Research and Development\u00a041(6), 1022\u20131029 (2004)","journal-title":"Computer Research and Development"},{"key":"21_CR23","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1109\/ICCAD.2006.320080","volume-title":"Proceedings of the 2006 IEEE\/ACM international conference on Computer-aided design","author":"Y. Zhou","year":"2006","unstructured":"Zhou, Y., Sokolov, D., Yakovlev, A.: Cost-aware synthesis of asynchronous circuits based on partial acknowledgement. In: Proceedings of the 2006 IEEE\/ACM international conference on Computer-aided design, pp. 158\u2013163. ACM Press, New York (2006)"},{"key":"21_CR24","unstructured":"Texas Instruments: TMS320C64x DSP Library Programmer Reference (2002)"},{"key":"21_CR25","unstructured":"Lim, S., Crosland, A.: Implementing FFT in an FPGA co-processor. In: The International Embedded Solutions Event (GSPx), pp. 27\u201330 (2004)"},{"key":"21_CR26","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/JSSC.2004.837945","volume":"40","author":"A. Wang","year":"2005","unstructured":"Wang, A., Chandrakasan, A.: A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits\u00a040, 310\u2013319 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-75444-2_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T21:45:46Z","timestamp":1737409546000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-75444-2_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540754435","9783540754442"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-75444-2_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}