{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:25:30Z","timestamp":1737437130589,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540754435"},{"type":"electronic","value":"9783540754442"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-75444-2_54","type":"book-chapter","created":{"date-parts":[[2007,9,7]],"date-time":"2007-09-07T15:48:35Z","timestamp":1189180115000},"page":"566-576","source":"Crossref","is-referenced-by-count":0,"title":["FROCM: A Fair and Low-Overhead Method in SMT Processor"],"prefix":"10.1007","author":[{"given":"Shuming","family":"Chen","sequence":"first","affiliation":[]},{"given":"Pengyong","family":"Ma","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"54_CR1","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1145\/232974.232993","volume":"24","author":"Dean M. Tullsen","year":"1996","unstructured":"Tullsen, D.M., Eggers, S., Emer, J., Levy, H., Lo, J., Stamm, R.: Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In: In Proc. of ISCA-23, pp. 191\u2013202 (1996)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"54_CR2","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S., Levy, H.: Simultaneous multithreading: maximizing on-chip parallelism. In: ISCA 1998, pp. 533\u2013544 (1998)","DOI":"10.1145\/285930.285971"},{"key":"54_CR3","doi-asserted-by":"crossref","unstructured":"Olukotun, K., et al.: The Case for a Single-Chip Multiprocessor. In: Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 2\u201311 (1996)","DOI":"10.1145\/237090.237140"},{"key":"54_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"459","DOI":"10.1007\/11859802_44","volume-title":"Advances in Computer Systems Architecture","author":"C. Sun","year":"2006","unstructured":"Sun, C., Tang, H., Zhang, M.: Enhancing ICOUNT2.8 Fetch Policy with Better Fairness for SMT Processors. In: Jesshope, C., Egan, C. (eds.) ACSAC 2006. LNCS, vol.\u00a04186, pp. 459\u2013465. Springer, Heidelberg (2006)"},{"key":"54_CR5","unstructured":"El-Moursy, A., Albonesi, D.: Front-end policies for improved issue efficiency in SMT processors. In: Proc. HPCA-9 (2003)"},{"key":"54_CR6","doi-asserted-by":"crossref","unstructured":"Gabor, R., Weiss, S., Mendelson, A.: Fairness and Throughput in Switch on Event Multithreading. In: The 39th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 2006 (2006)","DOI":"10.1109\/MICRO.2006.25"},{"key":"54_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/11573937_4","volume-title":"Advanced Parallel Processing Technologies","author":"C. Sun","year":"2005","unstructured":"Sun, C., Tang, H., Zhang, M.: A Fetch Policy Maximizing Throughput and Fairness for Two-Context SMT Processors. In: Cao, J., Nejdl, W., Xu, M. (eds.) APPT 2005. LNCS, vol.\u00a03756, pp. 13\u201322. Springer, Heidelberg (2005)"},{"key":"54_CR8","doi-asserted-by":"crossref","unstructured":"Shuming, C., Zhentao, L.: Research and Development of High Performance YHFT DSP. Journal of Computer Research and Development, China\u00a043 (2006)","DOI":"10.1360\/crad20060606"},{"key":"54_CR9","unstructured":"Jiang-Hua, W., Shu-Ming, C.: MOSI: a SMT Microarchitecture Based On VLIW Processors. Chinese Journal of Computer\u00a039 (2006)"},{"key":"54_CR10","unstructured":"Dan-Yu, Z., Peng-Yong, M., Shu-Ming, C.: The Mechanism of Miss Pipeline Cache Controller based on Two Class VLIW Architecture. Journal of Computer Research and Development, China (2005)"},{"key":"54_CR11","unstructured":"Raasch, S.E., Reinhardt, S.K.: The impact of resource partitioning on SMT processors. In: Proc. of PACT-12, p. 15 (2003)"},{"key":"54_CR12","unstructured":"Luo, K., Gummaraju, J., Franklin, M.: Balancing throughput and fairness in SMT processors. In: Proc. of the International Symposium on Performance Analysis of Systems and Software, pp. 164\u2013171 (2001)"},{"key":"54_CR13","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Brown, J.: Handling long-latency loads in a simultaneous multithreading processor. In: Proc. Of MICRO-34, pp. 318\u2013327 (2001)","DOI":"10.1109\/MICRO.2001.991129"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-75444-2_54","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T21:46:12Z","timestamp":1737409572000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-75444-2_54"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540754435","9783540754442"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-75444-2_54","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}