{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:35:50Z","timestamp":1742387750658},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540754954"},{"type":"electronic","value":"9783540754961"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-75496-1_8","type":"book-chapter","created":{"date-parts":[[2007,9,18]],"date-time":"2007-09-18T07:29:35Z","timestamp":1190100575000},"page":"118-129","source":"Crossref","is-referenced-by-count":18,"title":["High-Speed Pipelined Hardware Architecture for Galois Counter Mode"],"prefix":"10.1007","author":[{"given":"Akashi","family":"Satoh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Sugawara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takafumi","family":"Aoki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","unstructured":"McGrew, D., et al.: The Galois\/Counter Mode of Operation (GCM) (May 2005), http:\/\/csrc.nist.gov\/CryptoToolkit\/modes\/proposedmodes\/gcm\/gcm-revised-spec.pdf"},{"key":"8_CR2","unstructured":"NIST, Recommendation for Block Cipher Modes of Operation: Methods and Techniques, Special Publication 800-38A (December 2001), http:\/\/csrc.nist.gov\/CryptoToolkit\/modes\/800-38_Series_Publications\/SP800-38A.pdf"},{"key":"8_CR3","unstructured":"NIST, Recommendation for Block Cipher Modes of Operation: Galois\/Counter Mode (GCM) for Confidentiality and Authentication, Draft Special Publication 800-38D (April 2006), http:\/\/csrc.nist.gov\/publications\/drafts\/Draft-NIST_SP800-38D_Public_Comment.pdf"},{"key":"8_CR4","unstructured":"NIST, Advanced Encryption Standard (AES) FIPS Publication 197 (November 2001), http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Viega, J., et al.: The Use of Galois\/Counter Mode (GCM) in IPsec Encapsulating Security Payload (EPS) RFC 4106 (June 2005), http:\/\/www.faqs.org\/rfcs\/rfc4106.htm","DOI":"10.17487\/rfc4106"},{"key":"8_CR6","unstructured":"IEEE, 802.1AE - Media Access Control (MAC) Security, Draft 3.5 (June 2005), http:\/\/www.ieee802.org\/1\/pages\/802.1ae.html"},{"key":"8_CR7","unstructured":"IEEE, P, 1\/D12a - Standard for Authenticated Encryption with Length Expansion for Storage Devices (November 2006), http:\/\/grouper.ieee.org\/groups\/1619\/email\/bin00084.bin"},{"key":"8_CR8","unstructured":"Kohno, T., et al.: Carter Wegman (authentication) with Counter (encryption) (May 2003), http:\/\/csrc.nist.gov\/CryptoToolkit\/modes\/proposedmodes\/cwc\/cwc-spec.pdf"},{"key":"8_CR9","volume-title":"Proc. IEEE ISCAS 2006","author":"A. Satoh","year":"2006","unstructured":"Satoh, A.: High-Speed Hardware Architectures for Authenticated Encryption Mode GCM. In: Proc. IEEE ISCAS 2006, IEEE Computer Society Press, Los Alamitos (2006)"},{"key":"8_CR10","volume-title":"IEEE ISCAS 2007","author":"A. Satoh","year":"2007","unstructured":"Satoh, A.: High-Speed Parallel Hardware Architecture for Galois Counter Mode. In: IEEE ISCAS 2007, IEEE Computer Society Press, Los Alamitos (2007)"},{"key":"8_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology - ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"Satoh, A., et al.: A Compact Rijndael Hardware Architecture with S-box Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol.\u00a02248, pp. 239\u2013254. Springer, Heidelberg (2001)"},{"key":"8_CR12","unstructured":"Yang, B., et al.: High Speed Architecture for Galois\/Counter Mode of Operation (GCM), Cryptology ePrint Archive: Report 2005\/146 (June 2005), http:\/\/eprint.iacr.org\/2005\/146.pdf"},{"key":"8_CR13","unstructured":"Elliptic Semiconductor Inc, CLP-15\/-16\/-24 AES-GCM Core Preliminary Data Sheet (2004), http:\/\/www.ellipticsemi.com\/"},{"key":"8_CR14","unstructured":"IP Cores, Inc., GCM1\/GCM2 802.1ae (MACSec) GCM\/AES Cores (2006), http:\/\/www.ipcores.com\/IEEE802.1AE-AES-GCM-Core.htm"},{"key":"8_CR15","unstructured":"IBM Cu-11 Standard Cell \/ Gate Array ASIC, http:\/\/www-03.ibm.com\/chips\/products\/asics\/products\/cu-11.html"}],"container-title":["Lecture Notes in Computer Science","Information Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-75496-1_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:22:07Z","timestamp":1619518927000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-75496-1_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540754954","9783540754961"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-75496-1_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}