{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T00:02:03Z","timestamp":1743033723839,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540756637"},{"type":"electronic","value":"9783540756644"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-75664-4_30","type":"book-chapter","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T03:27:01Z","timestamp":1189740421000},"page":"301-310","source":"Crossref","is-referenced-by-count":3,"title":["On-Chip Bus Architecture Optimization for Multi-core SoC Systems"],"prefix":"10.1007","author":[{"given":"Cheng-Min","family":"Lien","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya-Shu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Sheng","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"30_CR1","first-page":"1531","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"K.K. Ryu","year":"2004","unstructured":"Ryu, K.K., Mooney, V.J.: Automated bus generation for multiprocessor soc design. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.\u00a023, pp. 1531\u20131549. IEEE Computer Society Press, Los Alamitos (2004)"},{"key":"30_CR2","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1109\/92.585225","volume":"5","author":"W.H. Wolf","year":"1997","unstructured":"Wolf, W.H.: An architectureal co-synthesis algorithm for distributed, embedded computing systems. IEEE Transactions on Very Large Scale Integration Systems\u00a05, 218\u2013229 (1997)","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"30_CR3","doi-asserted-by":"publisher","first-page":"1125","DOI":"10.1109\/71.735959","volume":"9","author":"T.Y. Yen","year":"1998","unstructured":"Yen, T.Y., Wolf, W.: Performance estimation for real-time distributed embedded systems. IEEE Transactions on Parallel and Distributed Systems\u00a09, 1125\u20131136 (1998)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"30_CR4","unstructured":"Zhang, Y., Ye, W., Irwin, M.J.: An alternative architecture for on-chip global interconnect: Segmented bus power modeling. In: The Thirty-Second Asilomar Conference on Signals, Systems and Computers, November 1\u20134, 1998, vol.\u00a02, pp. 1062\u20131065 (1998)"},{"key":"30_CR5","doi-asserted-by":"crossref","unstructured":"Liveris, N.D., Banerjee, P.: Power aware interface synthesis for bus-based soc designs. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Feburary 16\u201320, 2004, vol.\u00a02, pp. 864\u2013869 (2004)","DOI":"10.1109\/DATE.2004.1268995"},{"key":"30_CR6","unstructured":"Shirvaikar, M., Estevez, L.: Digital camera with jpeg, mpeg4, mp3 and 802.11 features. In: Workshop Presentation, Embedded Systems Conference, San Francisco, USA (2002)"},{"key":"30_CR7","first-page":"120","volume-title":"Proceedings. 29th ACM\/IEEE Design Automation Conference, 1992","author":"M. Rim","year":"1992","unstructured":"Rim, M., Jain, R., Leone, R.D.: Optimal allocation and binding in high-level synthesis. In: Proceedings. 29th ACM\/IEEE Design Automation Conference, 1992, June 8\u201312, 1992, pp. 120\u2013123. IEEE Computer Society Press, Los Alamitos (1992)"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Kim, S., Im, C., Ha, S.: Schedule-aware performance estimation of communication architecture for efficient design space exploration. In: First IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (October 1-3, 2003)","DOI":"10.1145\/944645.944697"},{"key":"30_CR9","first-page":"248","volume-title":"CODES+ISSS 2004","author":"S. Kim","year":"2004","unstructured":"Kim, S., Im, C., Ha, S.: Efficient exploration of on-chip bus architectures and memory allocation. In: CODES+ISSS 2004. Proceedings of the 2nd IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis, pp. 248\u2013253. ACM Press, New York (2004)"},{"key":"30_CR10","doi-asserted-by":"publisher","first-page":"952","DOI":"10.1109\/TCAD.2004.828127","volume":"23","author":"K. Lahiri","year":"2004","unstructured":"Lahiri, K., Raghunathan, A., Dey, S.: Design space exploration for optimizing on-chip communication architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a023, 952\u2013961 (2004)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"30_CR11","volume-title":"ACM 17th Symposium on Integrated Circuits and Systems Design","author":"S. Pandey","year":"2005","unstructured":"Pandey, S., Glesner, M., Muhlhauser, M.: Performance aware on-chip communication syhthesis and optimization for shared multi-bus based architecture. In: ACM 17th Symposium on Integrated Circuits and Systems Design, ACM Press, New York (2005)"},{"key":"30_CR12","volume-title":"Computers and Intractability","author":"M.R. Garey","year":"1979","unstructured":"Garey, M.R., Johnson, D.S.: Computers and Intractability. W. H. Freeman and Company, New York (1979)"},{"issue":"12","key":"30_CR13","doi-asserted-by":"publisher","first-page":"1497","DOI":"10.1109\/32.58762","volume":"15","author":"M.L. Dertouzos","year":"1989","unstructured":"Dertouzos, M.L., Mok, A.K.: Multiprocessor online scheduling of hard-real-time tasks. IEEE Transactions on Software Engineering\u00a015(12), 1497\u20131506 (1989)","journal-title":"IEEE Transactions on Software Engineering"}],"container-title":["Lecture Notes in Computer Science","Software Technologies for Embedded and Ubiquitous Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-75664-4_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,23]],"date-time":"2019-02-23T11:16:14Z","timestamp":1550920574000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-75664-4_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540756637","9783540756644"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-75664-4_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}