{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:51:37Z","timestamp":1725501097433},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540757542"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-75755-9_134","type":"book-chapter","created":{"date-parts":[[2007,9,21]],"date-time":"2007-09-21T22:44:54Z","timestamp":1190414694000},"page":"1168-1177","source":"Crossref","is-referenced-by-count":3,"title":["Performance Impact of Resource Conflicts on Chip Multi-processor Servers"],"prefix":"10.1007","author":[{"given":"Myungho","family":"Lee","sequence":"first","affiliation":[]},{"given":"Yeonseung","family":"Ryu","sequence":"additional","affiliation":[]},{"given":"Sugwon","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Chungki","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"134_CR1","unstructured":"AMD Multi-Core: Introducing x86 Multi-Core Technology & Dual-Core Processors (2005), \n                      \n                        http:\/\/multicore.amd.com\/"},{"key":"134_CR2","doi-asserted-by":"crossref","unstructured":"Chaudhry, S., Caprioli, P., Yip, S., Tremblay, M.: High-Performance Throughput Computing, IEEE Micro (May-June 2005)","DOI":"10.1109\/MM.2005.49"},{"key":"134_CR3","unstructured":"Intel Dual-Core Server Processor, \n                      \n                        http:\/\/www.intel.com\/business\/bss\/products\/server\/dual-core.htm"},{"key":"134_CR4","unstructured":"Intel Hyperthreading Technology, \n                      \n                        http:\/\/www.intel.com\/technology\/hyperthread\/index.htm"},{"key":"134_CR5","doi-asserted-by":"crossref","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.: IBM POWER5 chip: a dual core multithreaded processor, IEEE Micro (March-April 2004)","DOI":"10.1109\/MM.2004.1289290"},{"key":"134_CR6","unstructured":"Li, Y., Brooks, D., Hu, Z., Shadron, K.: Performance, Energy, and Thermal Considerations for SMT and CMP Architectures. In: 11th International Symposium on High-Performance Computer Architecture (2005)"},{"key":"134_CR7","unstructured":"Li, Z.: Optimal Skewed Tiling for Cache Locality Enhancement. In: International Parallel and Distributed Processing Symposium (IPDPS\u201903) (2003)"},{"key":"134_CR8","doi-asserted-by":"crossref","unstructured":"Olukotun, K., et al.: The Case for a single Chip-Multiprocessor. In: International Conference on Architectural Support for Programming Languages and Operating Systems (1996)","DOI":"10.1145\/237090.237140"},{"key":"134_CR9","unstructured":"OpenMP Architecture Review Board, \n                      \n                        http:\/\/www.openmp.org"},{"key":"134_CR10","unstructured":"Solaris 10 Operating System, \n                      \n                        http:\/\/www.sun.com\/software\/solaris"},{"key":"134_CR11","unstructured":"The SPEC OMP benchmark suite, \n                      \n                        http:\/\/www.spec.org\/omp"},{"key":"134_CR12","unstructured":"Sun Fire E25K server, \n                      \n                        http:\/\/www.sun.com\/servers\/highend\/sunfire_e25k\/index.xml"},{"key":"134_CR13","unstructured":"Sun Studio 10 Software, \n                      \n                        http:\/\/www.sun.com\/software\/products\/studio\/index.html"},{"key":"134_CR14","unstructured":"Sun UltraSPARC T1 microprocessor, \n                      \n                        http:\/\/www.sun.com\/processors\/UltraSPARC-T1"},{"key":"134_CR15","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous MultiThreading: Maximizing On-Chip Parallelism. In: International Symposium on Computer Architecture (1995)","DOI":"10.1145\/223982.224449"}],"container-title":["Lecture Notes in Computer Science","Applied Parallel Computing. State of the Art in Scientific Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-75755-9_134.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:31:00Z","timestamp":1619505060000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-75755-9_134"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540757542"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-75755-9_134","relation":{},"subject":[]}}