{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:56:37Z","timestamp":1725494197649},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540768364"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-76837-1_4","type":"book-chapter","created":{"date-parts":[[2007,11,6]],"date-time":"2007-11-06T05:25:50Z","timestamp":1194326750000},"page":"4-13","source":"Crossref","is-referenced-by-count":0,"title":["Replication-Based Partial Dynamic Scheduling on Heterogeneous Network Processors"],"prefix":"10.1007","author":[{"given":"Zhiyong","family":"Yu","sequence":"first","affiliation":[]},{"given":"Zhiyi","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Fan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zhiwen","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Tuanqing","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"5","key":"4_CR1","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/71.282560","volume":"5","author":"B.A. Malloy","year":"1994","unstructured":"Malloy, B.A, Lloyd, E.L., Soffa, M.L.: Scheduling DAG\u2019s for Asynchronous Multiprocessor Execution. IEEE Trans. Parallel and Distributed Systems\u00a05(5), 498\u2013508 (1994)","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"key":"4_CR2","first-page":"112","volume-title":"ICPADS 2005","author":"S. Yan","year":"2005","unstructured":"Yan, S., Zhou, X., Wang, L., Wang, H.: GA-Based Automated Task Assignment on Network Processors. In: ICPADS 2005. Proc. of the 11th international Conference on Parallel and Distributed Systems, July 20\u201322, 2005, pp. 112\u2013118. IEEE Computer Society Press, Los Alamitos (2005)"},{"key":"4_CR3","unstructured":"Franklin, M., Datar, S.: Pipeline task scheduling on network processors. In: Proc. of Third Network Processor Workshop in conjunction with Tenth International Symposium on High Performance Computer Architecture (HPCA-10), pp. 103\u2013119 (February 2004)"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Yang, L., Gohad, T., Ghosh, P., Sinha, D., Sen, A., Richa, A.: Resource mapping and scheduling for heterogeneous network processor systems. In: ANCS 2005. Proc. of the 2005 Symposium on Architecture for Networking and Communications Systems, pp. 19\u201328 (2005)","DOI":"10.1145\/1095890.1095895"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Ramaswamy, R., Weng, N., Wolf, T.: Application Analysis and Resource Mapping for Heterogeneous Network Processor Architectures. In: Proc. of Network Processor Workshop, Madrid, Spain, pp. 103\u2013119 (2004)","DOI":"10.1016\/B978-012088476-6\/50014-9"},{"issue":"5","key":"4_CR6","doi-asserted-by":"publisher","first-page":"601","DOI":"10.1016\/S1389-1286(02)00452-8","volume":"41","author":"T. Wolf","year":"2003","unstructured":"Wolf, T., Pappu, P., Franklin, M.A.: Predictive scheduling of network processors. Comput. Networks\u00a041(5), 601\u2013621 (2003)","journal-title":"Comput. Networks"},{"key":"4_CR7","unstructured":"Weng, N., Wolf, T.: Pipelining vs. Multiprocessors-choosing the Right Network Processor System Topology. In: Proc. of ANCHOR 2004, Munich, Germany (2004)"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Weng, N., Wolf, T.: Profiling and mapping of parallel workloads on network processors. In: Proc. of 20th ACM Symposium on Applied Computing (SAC) (March 2005)","DOI":"10.1145\/1066677.1066879"},{"key":"4_CR9","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1145\/1095890.1095901","volume-title":"ANCS 2005","author":"T. Wolf","year":"2005","unstructured":"Wolf, T., Weng, N., Tai, C.: Design considerations for network processor operating systems. In: ANCS 2005. Proc. of the 2005 Symposium on Architecture for Networking and Communications Systems, October 26\u201328, 2005, pp. 71\u201380. ACM Press, New York (2005)"},{"issue":"12","key":"4_CR10","doi-asserted-by":"publisher","first-page":"1496","DOI":"10.1109\/TC.2005.197","volume":"54","author":"A. Aggarwal","year":"2005","unstructured":"Aggarwal, A., Franklin, M.: Instruction Replication for Reducing Delays Due to Inter-PE Communication Latency. IEEE Trans. Comput.\u00a054(12), 1496\u20131507 (2005)","journal-title":"IEEE Trans. Comput."}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-76837-1_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:40:59Z","timestamp":1619505659000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-76837-1_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540768364"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-76837-1_4","relation":{},"subject":[]}}