{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T05:28:42Z","timestamp":1737523722284,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540768364"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-76837-1_70","type":"book-chapter","created":{"date-parts":[[2007,11,6]],"date-time":"2007-11-06T10:25:50Z","timestamp":1194344750000},"page":"650-657","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting Thread-Level Parallelism of Irregular LDPC Decoder with Simultaneous Multi-threading Technique"],"prefix":"10.1007","author":[{"given":"Xing","family":"Fang","sequence":"first","affiliation":[]},{"given":"Dong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Shuming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"70_CR1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","volume-title":"Low Density Parity Check Codes","author":"R.G. Gallager","year":"1963","unstructured":"Gallager, R.G.: Low Density Parity Check Codes. MIT Press, Cambridge, MA (1963)"},{"key":"70_CR2","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"8","author":"R.G. Gallager","year":"1962","unstructured":"Gallager, R.G.: Low-density parity-check codes. IRE Transactions on Information Theory\u00a0IT-8, 21\u201328 (1962)","journal-title":"IRE Transactions on Information Theory"},{"key":"70_CR3","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1109\/18.748992","volume":"45","author":"D.J.C. MacKay","year":"1999","unstructured":"MacKay, D.J.C.: Good error-correcting codes based on very sparse matrices. IEEE Transactions on Information Theory\u00a045, 399\u2013431 (1999)","journal-title":"IEEE Transactions on Information Theory"},{"key":"70_CR4","volume-title":"ASAP 2006","author":"M. Karkooti","year":"2006","unstructured":"Karkooti, M., Radosavljevic, P., Cavallaro, J.R.: Configurable, High Throughput, Irregular LDPC Decoder Architecture: Tradeoff Analysis and Implementation. In: ASAP 2006. IEEE International Conference on Application-specific Systems, Architectures and Processors, IEEE Computer Society Press, Los Alamitos (2006)"},{"doi-asserted-by":"crossref","unstructured":"Rovini, F.R.M., L\u2019Insalata, N., Fanucci., L.: VLSI Design of a High-Throughput Multi-Rate Decoder for Structured LDPC Codes. In: Proceedings of the 2005 8th Euromicro conference on Digital System Design, pp. 202\u2013209 (August 2005)","key":"70_CR5","DOI":"10.1109\/DSD.2005.77"},{"key":"70_CR6","doi-asserted-by":"publisher","first-page":"1288","DOI":"10.1109\/TCOMM.2005.852852","volume":"53","author":"J. Chen","year":"2005","unstructured":"Chen, J., Dholakai, A., Eleftheriou, E., Fossorier, M., Hu, X.: Reduced-complexity decoding of LDPC codes. IEEE Transactions on Communications\u00a053, 1288\u20131299 (2005)","journal-title":"IEEE Transactions on Communications"},{"doi-asserted-by":"crossref","unstructured":"Dean, T., Susan, E., Henry, L.: Simultaneous multi-threading: Maximizing on-chip parallelism. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, Italy, pp. 392\u2013403 (1995)","key":"70_CR7","DOI":"10.1145\/223982.224449"},{"issue":"1","key":"70_CR8","first-page":"4","volume":"6","author":"D.T. Marr","year":"2002","unstructured":"Marr, D.T., Binns, F., Hill, D.L., Hinton, G., Koufaty, D.A., Miller, J.A., Upton, M.: Hyper-threading technology architecture and microarchitecture. Intel Technology Journal\u00a06(1), 4\u201315 (2002)","journal-title":"Intel Technology Journal"},{"doi-asserted-by":"crossref","unstructured":"Chen, S., Li, Z., Wan, J., et al.: Research and Development of High Performance YHFT Digital Signal Processor. Journal of Computer Research and Development (Chinese)\u00a043 (2006)","key":"70_CR9","DOI":"10.1360\/crad20060606"},{"unstructured":"Wan, J., Chen, S.: MOSI: A SMT Microarchitecture Based on VLIW Processor. Chinese Journal of Computer Science\u00a029(3) (March 2006)","key":"70_CR10"},{"unstructured":"http:\/\/www.cs.utoronto.ca\/~radford\/LDPC-2006-02-08","key":"70_CR11"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-76837-1_70.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T03:41:15Z","timestamp":1737517275000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-76837-1_70"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540768364"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-76837-1_70","relation":{},"subject":[]}}