{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:56:58Z","timestamp":1725494218906},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540768364"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-76837-1_9","type":"book-chapter","created":{"date-parts":[[2007,11,6]],"date-time":"2007-11-06T10:25:50Z","timestamp":1194344750000},"page":"50-59","source":"Crossref","is-referenced-by-count":0,"title":["Design and Implementation of a High-Speed Reconfigurable Modular Arithmetic Unit"],"prefix":"10.1007","author":[{"given":"Wei","family":"Li","sequence":"first","affiliation":[]},{"given":"Zibin","family":"Dai","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Meng","sequence":"additional","affiliation":[]},{"given":"Xuan","family":"Yang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"publisher","first-page":"236","DOI":"10.1093\/qjmam\/4.2.236","volume":"4","author":"A.D. Booth","year":"1951","unstructured":"Booth, A.D.: A Signed Binary Multiplication Technique. Quarterly Journal of Mechanics and Applied Mathematics\u00a04, 236\u2013240 (1951)","journal-title":"Quarterly Journal of Mechanics and Applied Mathematics"},{"key":"9_CR2","unstructured":"Nan, Y.S., Chen, O.T.: Low-power multipliers by minimizing switching activities of partial products. In: IEEE International Symposium on Circuits and Systems[C]. IEEE Circuits and Systems Society, Arizona USA, pp. 93\u201396 (2002)"},{"key":"9_CR3","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1147\/rd.252.0156","volume":"25","author":"H. Ling","year":"1981","unstructured":"Ling, H.: High-Speed Binary Adder. IBM Journal of Research and Development\u00a025, 156\u2013166 (1981)","journal-title":"IBM Journal of Research and Development"},{"key":"9_CR4","unstructured":"Ying jie Qu.: The Research and Design of the Reconfigurable Logic for Cryptography[D]. In: Beijing University of Technology, Beijing China (2002)"},{"key":"9_CR5","unstructured":"Elbirt, A.J.: Reconfigurable Computing For Symmetric-Key Algorithms[D] Massachusetts: Electrical and Computer Engineering Department University of Massachusetts Lowell (2002)"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Yu tai Ma: A Simplified Architecture for Modulo (2 n + 1) Multiplication. IEEE Transactions on Computers\u00a047 (1998)","DOI":"10.1109\/12.660169"},{"key":"9_CR7","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/JRPROC.1961.287779","volume":"49","author":"O.L. MacSorley","year":"1961","unstructured":"MacSorley, O.L.: High-Speed Arithmetic in Binary Computers. Proceedings of the IRE\u00a049, 67\u201391 (1961)","journal-title":"Proceedings of the IRE"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Weinberger, A., Smith, J.L.: A One-Microsecond. Adder Using One-Megacycle Circuitry. IRE Transactions on Electronic Computers, 65\u201373 (1956)","DOI":"10.1109\/TEC.1956.5219801"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Wallace, C.S.: A Suggestion for a Fast Multiplier. IEEE Transactions on Electronic Computers, 14\u201317 (1964)","DOI":"10.1109\/PGEC.1964.263830"},{"key":"9_CR10","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TC.1982.1675982","volume":"32","author":"P.R. Brent","year":"1982","unstructured":"Brent, P.R., Kung, T.H.: A regular layout for parallel adders. IEEE Trans. Comput.\u00a032, 260\u2013264 (1982)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR11","doi-asserted-by":"publisher","first-page":"783","DOI":"10.1109\/TC.1973.5009159","volume":"22","author":"P. Kogge","year":"1973","unstructured":"Kogge, P., Stone, H.: A parallel algorithm for the efficient solution. IEEE Trans. Comput.\u00a022, 783\u2013787 (1973)","journal-title":"IEEE Trans. Comput."}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-76837-1_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:41:18Z","timestamp":1619520078000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-76837-1_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540768364"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-76837-1_9","relation":{},"subject":[]}}