{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:36:13Z","timestamp":1725496573618},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540770916"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77092-3_18","type":"book-chapter","created":{"date-parts":[[2007,11,24]],"date-time":"2007-11-24T07:59:32Z","timestamp":1195891172000},"page":"196-208","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Code Generation Algorithm for Code Size Reduction Using 1-Offset P-Code Queue Computation Model"],"prefix":"10.1007","author":[{"given":"Arquimedes","family":"Canedo","sequence":"first","affiliation":[]},{"given":"Ben A.","family":"Abderazek","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Sowa","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Abderazek, B., Yoshinaga, T., Sowa, M.: High-Level Modeling and FPGA Prototyping of Produced Order Parallel Queue Processor Core. Journal of Supercomputing, 3\u201315 (2006)","DOI":"10.1007\/s11227-006-6719-5"},{"issue":"2","key":"18_CR2","first-page":"191","volume":"2","author":"B. Abderazek","year":"2006","unstructured":"Abderazek, B., Kawata, S., Sowa, M.: Design and Architecture for an Embedded 32-bit QueueCore. Journal of Embedded Computing\u00a02(2), 191\u2013205 (2006)","journal-title":"Journal of Embedded Computing"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Bruno, R., Carla, V.: Data Flow on Queue machines. In: 12th Int. IEEE Symposium on computer Architecture, pp. 342\u2013351 (1985)","DOI":"10.1145\/327070.327367"},{"key":"18_CR4","unstructured":"Canedo, A.: Code Generation Algorithms for Consumed and Produced Order Queue Machines, University of Electro-Communications, Master Thesis (2006), http:\/\/www2.sowa.is.uec.ac.jp\/~canedo\/master_thesis.pdf"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Goudge, L., Segars, S.: Thumb: Reducing the Cost of 32-bit RISC Performance in Portable and Consumer Applications. In: Proceedings of COMPCON 1996, pp. 176\u2013181 (1996)","DOI":"10.1109\/CMPCON.1996.501765"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Halambi, A., Shrivastava, A., Biswas, P., Dutt, N., Nicolau, A.: An Efficient Compiler Technique for Code Size Reduction using Reduced Bit-width ISAs. In: Proceedings of the Conference on Design, Automation and Test in Europe, p. 402 (2002)","DOI":"10.1109\/DATE.2002.998305"},{"issue":"4","key":"18_CR7","doi-asserted-by":"publisher","first-page":"1510","DOI":"10.1137\/S0097539795280287","volume":"28","author":"L. Heath","year":"1999","unstructured":"Heath, L., Pemmaraju, S., Trenk, A.: Stack and Queue Layouts of Directed Acyclic Graphs. SIAM Journal of Computing\u00a028(4), 1510\u20131539 (1999)","journal-title":"SIAM Journal of Computing"},{"key":"18_CR8","unstructured":"Kissel, K.: MIPS16: High-density MIPS for the embedded market, Technical report, Silicon Graphics MIPS Group (1997)"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Krishnaswamy, A., Gupta, R.: Profile Guided Selection of ARM and Thumb Instructions. In: ACM SIGPLAN conference on Languages, Compilers, and Tools for Embedded Systems, pp. 56\u201364 (2002)","DOI":"10.1145\/513829.513840"},{"key":"18_CR10","unstructured":"Krishnaswamy, A., Gupta, R.: Enhancing the Performance of 16-bit Code Using Augmenting Instructions. In: Proceedings of the, SIGPLAN Conference on Language, Compiler, and Tools for Embedded Systems, 2003, pp. 254\u2013264 (2003)"},{"key":"18_CR11","unstructured":"Krishnaswamy, A.: Microarchitecture and Compiler Techniques for Dual Width ISA Processors, University of Arizona, Ph.D Dissertation (2006), http:\/\/cs.arizona.edu\/~gupta\/Thesis\/arvind.pdf"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Kwon, Y., Ma, X., Jae Lee, H.: PARE: instruction set architecture for efficient code size reduction. Electronics Letters, 2098\u20132099 (1999)","DOI":"10.1049\/el:19991420"},{"key":"18_CR13","unstructured":"Merrill, J.: GENERIC and GIMPLE: A New Tree Representation for Entire Functions. In: Proceedings of GCC Developers Summit, pp. 171\u2013180 (2003)"},{"key":"18_CR14","unstructured":"Novillo, D.: Design and Implementation of Tree SSA. In: Proceedings of GCC Developers Summit, pp. 119\u2013130 (2004)"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Sheayun, L., Jaejin, L., Min, S.: Code Generation for a Dual Instruction Processor Based on Selective Code Transformation. Lectures in Computer Science, pp. 33\u201348 (2003)","DOI":"10.1007\/978-3-540-39920-9_4"},{"key":"18_CR16","doi-asserted-by":"crossref","unstructured":"Sowa, M., Abderazek, B., Yoshinaga, T.: Parallel Queue Processor Architecture Based on Produced Order Computation Model. Journal of Supercomputing, 217\u2013229 (2005)","DOI":"10.1007\/s11227-005-0160-z"},{"key":"18_CR17","unstructured":"SuperH RISC Engine, http:\/\/www.superh.com"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77092-3_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:59:01Z","timestamp":1619521141000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77092-3_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540770916"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77092-3_18","relation":{},"subject":[]}}