{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:35:56Z","timestamp":1725496556108},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540770916"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77092-3_2","type":"book-chapter","created":{"date-parts":[[2007,11,24]],"date-time":"2007-11-24T07:59:32Z","timestamp":1195891172000},"page":"13-24","source":"Crossref","is-referenced-by-count":1,"title":["A Software Framework for Energy and Performance Tradeoff in Fixed-Priority Hard Real-Time Embedded Systems"],"prefix":"10.1007","author":[{"given":"Gang","family":"Zeng","sequence":"first","affiliation":[]},{"given":"Hiroyuki","family":"Tomiyama","sequence":"additional","affiliation":[]},{"given":"Hiroaki","family":"Takada","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Pillai, P., Shin, K.G.: Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems. In: Proc. ACM Symposium Operating Systems Principles, pp. 89\u2013102 (2001)","DOI":"10.1145\/502034.502044"},{"key":"2_CR2","unstructured":"Kim, W., Shin, D., Yun, H., Kim, J., Min, S.L.: Performance Comparison of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems. In: Proc. IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 219\u2013228 (2002)"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Saewong, S., Rajkumar, R.: Practical Voltage Scaling for Fixed-Priority RT-Systems. In: Proc. IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 106\u2013114 (2003)","DOI":"10.1109\/RTTAS.2003.1203042"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Cho, Y., Chang, N., Chakrabarti, C., Vrudhula, S.: High-Level Power Management of Embedded Systems with Application-Specific Energy Cost Functions. In: Proc. Design Automation Conference (DAC), pp. 568\u2013573 (2006)","DOI":"10.1145\/1146909.1147057"},{"issue":"1","key":"2_CR5","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/TCAD.2004.839485","volume":"24","author":"K. Choi","year":"2005","unstructured":"Choi, K., Soma, R., Pedram, M.: Fine-Grained Dynamic Voltage and Frequency Scaling for Precise Energy and Performance Tradeoff Based on the Ratio of Off-Chip Access to On-Chip Computation Times. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a024(1), 18\u201328 (2005)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"10","key":"2_CR6","doi-asserted-by":"publisher","first-page":"1530","DOI":"10.1109\/TCAD.2005.852036","volume":"24","author":"D. Shin","year":"2005","unstructured":"Shin, D., Kim, J.: Intra-Task Voltage Scheduling on DVS-Enabled Hard Real-Time Systems. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a024(10), 1530\u20131549 (2005)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"7","key":"2_CR7","doi-asserted-by":"publisher","first-page":"799","DOI":"10.1109\/TMC.2006.98","volume":"5","author":"W. Yuan","year":"2006","unstructured":"Yuan, W., Nahrstedt, K., Adve, S.V., Jones, D.L., Kravets, R.H.: GRACE-1: Cross-Layer Adaptation for Multimedia Quality and Battery Energy. IEEE Trans. Mobile Computing\u00a05(7), 799\u2013815 (2006)","journal-title":"IEEE Trans. Mobile Computing"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H., Balasubramonian, R., Dropsbo, S.G., et al.: Dynamically Tuning Processor Resources with Adaptive Processing. IEEE Computer, 49\u201358 (2003)","DOI":"10.1109\/MC.2003.1250883"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Huang, M., Renau, J., Torrellas, J.: Positional Adaptation of Processors: Application to Energy Reduction. In: Proc. IEEE International Symposium Computer Architecture, pp. 157\u2013168 (2003)","DOI":"10.1145\/859618.859637"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Chaver, D., Pinuel, L., Prieto, M., Tirado, F., Huang, M.: Branch Prediction on Demand: An Energy-Efficient Solution. In: Proc. International Symposium on Low-Power Electronics and Design, pp. 390\u2013395 (2003)","DOI":"10.1145\/871506.871603"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H.: Selective Cache Ways: On-Demand Cache Resource Allocation. In: Proc. International Symposium on Microarchitecture, pp. 248\u2013259 (1999)","DOI":"10.1109\/MICRO.1999.809463"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Banerjee, S., Nandy, G.S., Program, S.K.: Phase Directed Dynamic Cache Way Reconfiguration for Power Efficiency. In: Proc. Asia and South Pacific Design Automation Conference (ASPDAC), pp. 884\u2013889 (2007)","DOI":"10.1109\/ASPDAC.2007.358101"},{"key":"2_CR13","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1145\/368122.368807","volume-title":"Proc. Great Lakes Symp. VLSI","author":"A. Buyuktosunoglu","year":"2001","unstructured":"Buyuktosunoglu, A., et al.: A Circuit-Level Implementation of an Adaptive-Issue Queue for Power-Aware Microprocessors. In: Proc. Great Lakes Symp. VLSI, pp. 73\u201378. ACM Press, New York (2001)"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Nacul, A., Givargis, T.: Dynamic Voltage and Cache Reconfiguration for Low Power. In: Proc. Design Automation and Test in Europe (DATE), pp. 1376\u20131377 (2004)","DOI":"10.1109\/DATE.2004.1269096"},{"key":"2_CR15","volume-title":"Knapsack problems: algorithms and computer implementations","author":"S. Martello","year":"1990","unstructured":"Martello, S., Toth, P.: Knapsack problems: algorithms and computer implementations. Wiley, Chichester (1990)"},{"issue":"1","key":"2_CR16","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1145\/321738.321743","volume":"20","author":"C.L. Liu","year":"1973","unstructured":"Liu, C.L., Layland, J.W.: Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment. Journal of the ACM\u00a020(1), 40\u201361 (1973)","journal-title":"Journal of the ACM"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Lehoczky, J.P., Sha, L., Ding, Y.: The Rate Monotonic Scheduling Algorithm: Exact Characterization and Average Case Behavior. In: Proc. IEEE Real Time Systems Symposium (RTSS), pp. 166\u2013171 (1989)","DOI":"10.1109\/REAL.1989.63567"},{"key":"2_CR18","unstructured":"SimpleScalar Tools, http:\/\/www.simplescalar.com\/"},{"key":"2_CR19","unstructured":"Sim-Panalyzer Project, http:\/\/www.eecs.umich.edu\/~panalyzer\/"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In: IEEE Annual Workshop on Workload Characterization (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"2_CR21","unstructured":"Scott, J., Lee, L., Arends, J., Moyer, B.: Designing the Low-Power M*CORE Architecture. In: Proc. International Symposium on Computer Architecture Power Driven Microarchitecture Workshop, pp. 145\u2013150 (1998)"},{"key":"2_CR22","unstructured":"Texas Instruments, Application Report, SPRA848A: Using the Power Scaling Library (2004)"},{"key":"2_CR23","unstructured":"Texas Instruments, Application Report, SPRAA19A: Power Management in an RF5 Audio Streaming Application Using DSP\/BIOS (August 2005)"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Lee, S., Sakurai, T.: Run-Time Voltage Hopping for Low-Power Real-Time Systems. In: Proc. Design Automation Conference (DAC), pp. 806\u2013809 (2000)","DOI":"10.1145\/337292.337785"},{"issue":"9","key":"2_CR25","doi-asserted-by":"publisher","first-page":"1370","DOI":"10.1109\/TCAD.2004.833602","volume":"23","author":"B.C. Mochocki","year":"2004","unstructured":"Mochocki, B.C., Hu, X.S., Quan, G.: A Unified Approach to Variable Voltage Scheduling for Nonideal DVS Processors. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a023(9), 1370\u20131377 (2004)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Huang, M., Renau, J., Yoo, S.M., Torrellas, J.: A Framework for Dynamic Energy Efficiency and Temperature Management. In: Proc. International Symposium on Microarchitecture (MICRO), pp. 202\u2013213 (2000)","DOI":"10.1145\/360128.360149"},{"key":"2_CR27","unstructured":"LPSolve tool: http:\/\/sourceforge.net\/projects\/lpsolve\/"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77092-3_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,28]],"date-time":"2021-08-28T22:43:19Z","timestamp":1630190599000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77092-3_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540770916"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77092-3_2","relation":{},"subject":[]}}