{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:35:58Z","timestamp":1725496558805},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540770916"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77092-3_21","type":"book-chapter","created":{"date-parts":[[2007,11,24]],"date-time":"2007-11-24T07:59:32Z","timestamp":1195891172000},"page":"234-246","source":"Crossref","is-referenced-by-count":0,"title":["Toward to Utilize the Heterogeneous Multiple Processors of the Chip Multiprocessor Architecture"],"prefix":"10.1007","author":[{"given":"Slo-Li","family":"Chu","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","unstructured":"Blume, W., Eigenmann, R., Faigin, K., Grout, J., Hoeflinger, J., Padua, D., Petersen, P., Pottenger, B., Rauchwerger, L., Tu, P., Weatherford, S.: Effective Automatic Parallelization with Polaris. International Journal of Parallel Programming (May 1995)"},{"key":"21_CR2","unstructured":"Chu, S.L.: PSS: a novel statement scheduling mechanism for a high-performance SoC architecture. In: Proceedings of Tenth International Conference on Parallel and Distributed Systems, pp. 690\u2013697 (July 2004)"},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Crisp, R.: Direct Rambus Technology: the New Main Memory Standard. In: Proceedings of IEEE Micro, pp. 18\u201328 (November 1997)","DOI":"10.1109\/40.641593"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Hall, M., Anderson, J., Amarasinghe, S., Murphy, B., Liao, S., Bugnion, E., Lam, M.: Maximizing Multiprocessor Performance with the SUIF Compiler. IEEE Computer (December 1996)","DOI":"10.1109\/2.546613"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Hall, M., Kogge, P., Koller, J., Diniz, P., Chame, J., Draper, J., LaCoss, J., Granacki, J., Brockman, J., Srivastava, A., Athas, W., Freeh, V., Shin, J., Park, J.: Mapping Irregular Applications to DIVA, a PIM-Based Data-Intensive Architecture. In: Proceedings of 1999 Conference on Supercomputing (January 1999)","DOI":"10.1145\/331532.331589"},{"key":"21_CR6","unstructured":"Judd, D., Yelick, K.: Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler. In: Proceedings of 2nd Workshop on Intelligent Memory Systems, Cambridge, MA (November 12, 2000)"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Kang, Y., Huang, W., Yoo, S., Keen, D., Ge, Z., Lam, V., Pattnaik, P., and Torrellas, J.: FlexRAM: Toward an Advanced Intelligent Memory System. In: Proceedings of International Conference on Computer Design (ICCD), Austin, Texas (October 1999)","DOI":"10.1109\/ICCD.1999.808425"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Landis, D., Roth, L., Hulina, P., Coraor, L., Deno, S.: Evaluation of Computing in Memory Architectures for Digital Image Processing Applications. In: Proceedings of International Conference on Computer Design, pp. 146\u2013151 (1999)","DOI":"10.1109\/ICCD.1999.808419"},{"key":"21_CR9","doi-asserted-by":"crossref","unstructured":"Oskin, M., Chong, F.T., Sherwood, T.: Active Page: A Computation Model for Intelligent Memory. Computer Architecture. In: Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 192\u2013203 (1998)","DOI":"10.1109\/ISCA.1998.694774"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Patterson, D., Anderson, T., Cardwell, N., Fromm, R., Keeton, K., Kozyrakis, C., Tomas, R., Yelick, K.: A Case for Intelligent DRAM. IEEE Micro, pp. 33-44 (March\/April 1997)","DOI":"10.1109\/40.592312"},{"key":"21_CR11","volume-title":"Numerical Recipes in Fortran 77","author":"W.H. Press","year":"1992","unstructured":"Press, W.H., Teukolsky, S.A., Vetterling, W.T., Flannery, B.P.: Numerical Recipes in Fortran 77. Cambridge University Press, Cambridge (1992)"},{"key":"21_CR12","doi-asserted-by":"crossref","unstructured":"Snip, A. K., Elliott, D.G., Margala, M., Durdle, N.G.: Using Computational RAM for Volume Rendering. In: Proceedings of 13th Annual IEEE International Conference on ASIC\/SOC, pp. 253 \u2013257 (2000)","DOI":"10.1109\/ASIC.2000.880711"},{"key":"21_CR13","unstructured":"Swanson, S., Michelson, K., Schwerin, A., Oskin, M.: WaveScalar. MICRO-36 (December 2003)"},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Veenstra, J., Fowler, R.: MINT: A Front End for Efficient Simulation of Shared-Memory Multiprocessors. In: Proceedings of MAS-COTS 1994, pp. 201\u2013207 (January 1994)","DOI":"10.1109\/MASCOT.1994.284422"},{"key":"21_CR15","doi-asserted-by":"crossref","unstructured":"Wang, K.Y.: Precise Compile-Time Performance Prediction for Superscalar-Based Computers. In: Proceedings of ACM SIGPLAN 1994 Conference on Programming Language Design and Implementation, pp. 73\u201384 (1994)","DOI":"10.1145\/178243.178250"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77092-3_21.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:59:03Z","timestamp":1619521143000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77092-3_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540770916"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77092-3_21","relation":{},"subject":[]}}