{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:35:57Z","timestamp":1725496557917},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540770916"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77092-3_5","type":"book-chapter","created":{"date-parts":[[2007,11,24]],"date-time":"2007-11-24T02:59:32Z","timestamp":1195873172000},"page":"45-54","source":"Crossref","is-referenced-by-count":2,"title":["Function-Level Multitasking Interface Design in an Embedded Operating System with Reconfigurable Hardware"],"prefix":"10.1007","author":[{"given":"I-Hsuan","family":"Huang","sequence":"first","affiliation":[]},{"given":"Chih-Chun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Shih-Min","family":"Chu","sequence":"additional","affiliation":[]},{"given":"Cheng-Zen","family":"Yang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3","key":"5_CR1","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MC.2007.108","volume":"40","author":"S.R. Alam","year":"2007","unstructured":"Alam, S.R., et al.: Using FPGA Devices to Accelerate Biomolecular Simulations. IEEE Computer\u00a040(3), 66\u201373 (2007)","journal-title":"IEEE Computer"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Andrews, D., et al.: hthreads: A Hardware\/Software Co-Designed Multithreaded RTOS Kernel. In: Proc. IEEE ETFA 2005, pp. 331\u2013338 (September 2005)","DOI":"10.1109\/ETFA.2005.1612697"},{"issue":"3","key":"5_CR3","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/MC.2007.91","volume":"40","author":"D. Buell","year":"2007","unstructured":"Buell, D., et al.: Guest Editors\u2019 Introduction: High-Performance Reconfigurable Computing. IEEE Computer\u00a040(3), 23\u201327 (2007)","journal-title":"IEEE Computer"},{"key":"5_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/ES\/2006\/56320","volume":"2006","author":"P. Garcia","year":"2006","unstructured":"Garcia, P., et al.: An Overview of Reconfigurable Hardware in Embedded Systems. Eurasip Journal of Embedded Systems\u00a02006, 1\u201319 (2006)","journal-title":"Eurasip Journal of Embedded Systems"},{"issue":"3","key":"5_CR5","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MC.2007.103","volume":"40","author":"V.K. Prasanna","year":"2007","unstructured":"Prasanna, V.K., Morris, G.R.: Sparse Matrix Computations on Reconfigurable Hardware. IEEE Computer\u00a040(3), 58\u201364 (2007)","journal-title":"IEEE Computer"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Rullmann, M., Siegel, S., Merker, R.: Optimization of Reconfiguration Overhead by Algorithmic Transformations and Hardware Matching. In: Proc. IEEE IPDPS 2005 (April 2005)","DOI":"10.1109\/IPDPS.2005.314"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Santos, R., Azevedo, R., Araujo, G.: Exploiting Dynamic Reconfiguration Techniques: The 2D-VLIW Approach. In: Proc. IEEE IPDPS 2006 (April 2006)","DOI":"10.1109\/IPDPS.2006.1639485"},{"key":"5_CR8","unstructured":"Shibamura, H., et al.: EXPRESS-1: A Dynamically Reconfigurable Platform using Embedded Processor FPGA. In: Proc. IEEE ICFPT 2004 (December 2004)"},{"issue":"2","key":"5_CR9","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1049\/ip-cdt:20045086","volume":"152","author":"T.J. Todman","year":"2005","unstructured":"Todman, T.J., et al.: Reconfigurable Computing: Architectures and Design Methods. IEE Proceedings: Computers and Digital Techniques\u00a0152(2), 193\u2013207 (2005)","journal-title":"IEE Proceedings: Computers and Digital Techniques"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Wigley, G., Kearney, D., Jasiunas, M.: ReConfigME: A Detailed Implementation of an Operating System for Reconfigurable Computing. In: Proc. IEEE IPDPS 2006 (April 2006)","DOI":"10.1109\/IPDPS.2006.1639475"},{"key":"5_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"636","DOI":"10.1007\/11686699_64","volume-title":"Computer Supported Cooperative Work in Design II","author":"B. Zhou","year":"2006","unstructured":"Zhou, B., et al.: Reduce SW\/HW Migration Efforts by a RTOS in Multi-FPGA Systems. In: Shen, W.-m., Chao, K.-M., Lin, Z., Barth\u00e8s, J.-P.A., James, A. (eds.) CSCWD 2005. LNCS, vol.\u00a03865, pp. 636\u2013645. Springer, Heidelberg (2006)"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Labrosse, J.: MicroC\/OS-II, CMP Books (June 2002)","DOI":"10.1201\/9781482295603"},{"key":"5_CR13","unstructured":"Altera corp.: SOPC Builder. http:\/\/www.altera.com\/products\/software\/products\/sopc\/"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77092-3_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:59:16Z","timestamp":1619506756000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77092-3_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540770916"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77092-3_5","relation":{},"subject":[]}}