{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:35:46Z","timestamp":1725496546666},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540770916"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77092-3_7","type":"book-chapter","created":{"date-parts":[[2007,11,24]],"date-time":"2007-11-24T02:59:32Z","timestamp":1195873172000},"page":"64-74","source":"Crossref","is-referenced-by-count":0,"title":["Compiler Support for Dynamic Pipeline Scaling"],"prefix":"10.1007","author":[{"given":"Kuan-Wei","family":"Cheng","sequence":"first","affiliation":[]},{"given":"Tzong-Yen","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Rong-Guey","family":"Chang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural level power analysis and optimizations. In: International Symposium on Computer Architecture (2000)","DOI":"10.1145\/339647.339657"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Burd, T., Brodersen, R.: Design issues for dynamic voltage scaling. In: International Symposium on Low Power Electronics and Design (2000)","DOI":"10.1145\/344166.344181"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Efthymiou, A., Garside, J.D.: Adaptive pipeline depth control for processor power-management. In: IEEE International Conference on Computer Design: VLSI in Computers and Processors (2002)","DOI":"10.1109\/ICCD.2002.1106812"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Ernst, D., Kim, N.S., Das, S., Pant, S., Rao, R., Pham, T., Ziesler, C., Blaauw, D., Austin, T., Flautner, K., Mudge, T.: Razor: A low-power pipeline based on circuit-level timing speculation. In: The 36th International Symposium on Microarchitecture (2003)","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"7_CR5","unstructured":"Gerndt, M.: Automatic parallelization for distributed-memory multiprocessing systems. In: Phd Thesis (1989)"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Hartstein, A., Puzak, T.R.: The optimum pipeline depth for a microprocessor. In: ACM\/IEEE International Symposium on Computer Architecture (2002)","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Hiraki, M., Bajwa, R.S., Kojima, H., Corny, D.J., Nitta, K., Shridhar, A., Sasaki, K., Seki, K.: Stage-skip pipeline: A low power processor architecture using a decoded instruction buffer. In: International Symposium on Low Power Electronics and Design (1996)","DOI":"10.1109\/LPE.1996.547538"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Hsu, C., Kremer, U.: The design, implementation, and evaluation of a com-piler algorithm for cpu power reduction. In: The ACM SIGPLAN Conference on Programming Languages Design and Implementation (2003)","DOI":"10.1145\/781136.781137"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Kessler, R., McLellan, E., Webb, D.: The alpha 21264 microprocessor architecture. In: Intl. Conf. Computer Design (1998)","DOI":"10.1109\/ICCD.1998.727028"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Koppanalil, J., Ramrakhyani, P., Desai, S., Vaidyanathan, A., Rotenberg, E.: A case for dynamic pipeline scaling. In: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (2002)","DOI":"10.1145\/581630.581632"},{"key":"7_CR11","unstructured":"Kornerup, J.: Mapping powerlists onto hypercubes. In Masters Thesis (1994)"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Krishna, C., Lee, Y.-H.: Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems. In: The 6th Real Time Technology and Applications Symposium (2000)","DOI":"10.1109\/RTTAS.2000.852460"},{"issue":"7","key":"7_CR13","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/2.68","volume":"21","author":"D. Lilia","year":"1988","unstructured":"Lilia, D.: Reducing the branch penalty in pipelined processors. IEEE Computer\u00a021(7), 47\u201355 (1988)","journal-title":"IEEE Computer"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Manne, S., Grunwald, D., Klauser, A.: Pipeline gating: Speculation control for power reduction. In: ACM\/IEEE International Symposium on Computer Architecture (1998)","DOI":"10.1145\/279361.279377"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Parikh, D., Skadron, K., Zhang, Y., Stan, M.: Power-aware branch prediction: Characterization and design. The IEEE Transactions on Computers (2004)","DOI":"10.1109\/TC.2004.1261827"},{"key":"7_CR16","unstructured":"Suif, G.: Stanford University Intermediate Format, http:\/\/suif.stanford.edu"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77092-3_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:59:24Z","timestamp":1619506764000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77092-3_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540770916"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77092-3_7","relation":{},"subject":[]}}