{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:47:24Z","timestamp":1725497244407},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540771180"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77120-3_70","type":"book-chapter","created":{"date-parts":[[2007,12,6]],"date-time":"2007-12-06T11:31:09Z","timestamp":1196940669000},"page":"812-821","source":"Crossref","is-referenced-by-count":3,"title":["On the Fault Testing for Reversible Circuits"],"prefix":"10.1007","author":[{"given":"Satoshi","family":"Tayu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shigeru","family":"Ito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuichi","family":"Ueno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"70_CR1","doi-asserted-by":"crossref","unstructured":"Bennett, C.: Logical reversiblity of computation. IBM J. Res. Dev. 525\u2013532 (1973)","DOI":"10.1147\/rd.176.0525"},{"key":"70_CR2","doi-asserted-by":"crossref","unstructured":"Chakraborty, A.: Synthesis of reversible circuits for testing with universal test set and c-testability of reversible iterative logic array. In: Proc. of the 18th International Conference on VLSI Design (2005)","DOI":"10.1109\/ICVD.2005.158"},{"key":"70_CR3","doi-asserted-by":"crossref","unstructured":"Merkle, R.: Two types of mechanical reversible logic. Nanotechnology, 114\u2013131 (1993)","DOI":"10.1088\/0957-4484\/4\/2\/007"},{"key":"70_CR4","volume-title":"Quantum Computation and Quantum Information","author":"M. Nielsen","year":"2000","unstructured":"Nielsen, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge University Press, Cambridge (2000)"},{"key":"70_CR5","doi-asserted-by":"crossref","unstructured":"Patel, K., Hayes, J., Markov, I.: Fault testing for reversible circuits. IEEE Trans. Computer-Aided Design, 1220\u20131230 (2004)","DOI":"10.1109\/TCAD.2004.831576"},{"key":"70_CR6","doi-asserted-by":"crossref","unstructured":"Shende, V., Prasad, A., Markov, I., Hayes, J.: Synthesis of reversible logic circuits. IEEE Trans. Computer-Aided Design, 710\u2013722 (2003)","DOI":"10.1109\/TCAD.2003.811448"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Computation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77120-3_70.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T11:01:26Z","timestamp":1619521286000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77120-3_70"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540771180"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77120-3_70","relation":{},"subject":[]}}