{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:55:10Z","timestamp":1725501310850},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540772194"},{"type":"electronic","value":"9783540772200"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77220-0_14","type":"book-chapter","created":{"date-parts":[[2008,1,21]],"date-time":"2008-01-21T20:07:56Z","timestamp":1200946076000},"page":"107-118","source":"Crossref","is-referenced-by-count":4,"title":["qTLB: Looking Inside the Look-Aside Buffer"],"prefix":"10.1007","author":[{"given":"Omesh","family":"Tickoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hari","family":"Kannan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vineet","family":"Chadha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Illikkal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravi","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donald","family":"Newell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","volume-title":"Proceeding of IEEE Int\u2019l Conf. Networks","author":"A. Foong","year":"2004","unstructured":"Foong, A., Fung, J., Newell, D.: An In-Depth Analysis of the Impact of Processor Affinity on Network Performance. In: Proceeding of IEEE Int\u2019l Conf. Networks, IEEE Press, Los Alamitos (2004)"},{"key":"14_CR2","unstructured":"Menon, A., Cox, A., Zwaenepoel, W.: Optimizing Network Virtualization in Xen, USENIX Annual Technical Conference (2006)"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting inter-thread cache contention on a chip multiprocessor architecture. In: HPCA. Proc. 11th International Symposium on High Performance Computer Architecture (February 2005)","DOI":"10.1109\/HPCA.2005.27"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Neiger, G., Santoni, A., Leung, F., Rodgers, D., Uhlig, R.: Intel Virtualization Technology: Hardware Support for Efficient Processor Virtualization. Intel Technology Journal (August 2006)","DOI":"10.1535\/itj.1003.01"},{"key":"14_CR5","unstructured":"Kannan, H., Guo, F., Zhao, L., Illikkal, R., Iyer, R., Newell, D., Solihin, Y., Kozyrakis, C.: From Chaos to QoS: Case Studies in CMP Resource Management. In: dasCMP\/ MICRO. From Chaos to QoS: Case Studies in CMP Resource Management, 2nd Workshop on Design, Architecture and Simulation of CMP platforms (December 2006)"},{"key":"14_CR6","unstructured":"Intel Virtualization. Technology Specification for the IA-32 Intel Architecture (April 2005)"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Hsu, L., Reinhardt, S., Iyer, R., Makineni, S.: Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches as a Shared Resource. In: PACT. 15th International Conference on Parallel Architectures and Compilation Techniques (September 2006)","DOI":"10.1145\/1152154.1152161"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Nesbit, K.J., et al.: Fair Queuing Memory Systems. MICRO (2006)","DOI":"10.1109\/MICRO.2006.24"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Marty, M.R, Hill, M.D.: Virtual hierarchies to support server consolidation. In: proceedings of ISCA 2007 (2007)","DOI":"10.1145\/1250662.1250670"},{"key":"14_CR10","unstructured":"Pacifica, \u2013 Next Generation Architecture for Efficient Virtual Machines (Accessed, April 2007), http:\/\/developer.amd.com\/assets\/WinHEC2005_Pacifica_Virtualization.pdf"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Barham, P., Dragovic, B., Fraser, K., Hand, S., Harris, T., Ho, A., Neugebauer, R., Pratt, I., Warfield, A.: Xen and the Art of Virtualization. In: Proceedings of the ACM symposium on operating systems principles (October 2003)","DOI":"10.1145\/945445.945462"},{"key":"14_CR12","unstructured":"Illikkal, R., Iyer, R., Newell, D.: Micro-Architectural Anatomy of a Commercial TCP\/IP Stack. In: WWC-7. 7th IEEE Annual Workshop on Workload Characterization (October 2004)"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Iyer, R.: CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms. In: ICS 2004. 18th Annual International Conference on Supercomputing (July 2004)","DOI":"10.1145\/1006209.1006246"},{"key":"14_CR14","series-title":"Lecture Notes in Computer Science","volume-title":"MASCOTS 2003","author":"R. Iyer","year":"2004","unstructured":"Iyer, R.: On Modeling and Analyzing Cache Hierarchies using CASPER. In: Calzarossa, M.C., Gelenbe, E. (eds.) MASCOTS 2003. LNCS, vol.\u00a02965, Springer, Heidelberg (2004)"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Iyer, R., Zhao, L., Guo, F., Illikkal, R., Makineni, S., Newell, D., Solihin, Y., Hsu, L., Reinhardt, S.: QoS Policies and Architecture for Cache\/Memory in CMP Platforms. In: ACM SIGMETRICS 2007 (2007)","DOI":"10.1145\/1254882.1254886"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Goldberg, R.P.: Survey of virtual machine research. IEEE Computer, 34\u201345 (1974)","DOI":"10.1109\/MC.1974.6323581"},{"key":"14_CR17","unstructured":"Uhlig, R., Fishtein, R., Gershon, O., Hirsh, I., Wang, H.: SoftSDV: A Presilicon Software Development Environment for the IA-64 Architecture. Intel Technology Journal. Q4 (1999), http:\/\/www.intel.com\/technology\/itjf"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Makineni, S., Iyer, R.: Performance Characterization of TCP\/IP Packet Processing in Commercial Server Workloads. In: 6th IEEE Workshop on Workload Characterization (October 2003)","DOI":"10.1109\/WWC.2003.1249055"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Chadha, V., Illikkal, R., Moses, J., Iyer, R., Newell, D., Figueiredo, R.J.: I\/O Processing in a Virtualized Platform: A Simulation-Driven approach. In: Proceedings of VEE, San Diego (June 2007)","DOI":"10.1145\/1254810.1254827"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2013 HiPC 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77220-0_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T11:04:05Z","timestamp":1619521445000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77220-0_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540772194","9783540772200"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77220-0_14","relation":{},"subject":[]}}