{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:24:43Z","timestamp":1742394283457,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540772194"},{"type":"electronic","value":"9783540772200"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77220-0_16","type":"book-chapter","created":{"date-parts":[[2008,1,21]],"date-time":"2008-01-21T20:07:56Z","timestamp":1200946076000},"page":"133-146","source":"Crossref","is-referenced-by-count":4,"title":["Efficient Message Management in Tiled CMP Architectures Using a Heterogeneous Interconnection Network"],"prefix":"10.1007","author":[{"given":"Antonio","family":"Flores","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan L.","family":"Arag\u00f3n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2","key":"16_CR1","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"M.B. Taylor","year":"2002","unstructured":"Taylor, M.B., Kim, J., et al.: The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. IEEE Micro\u00a022(2), 25\u201335 (2002)","journal-title":"IEEE Micro"},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"Zhang, M., Asanovic, K.: Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors. In: Proc. of the 32nd Int\u2019l Symp. on Computer Architecture, pp. 336\u2013345 (2005)","DOI":"10.1145\/1080695.1069998"},{"key":"16_CR3","unstructured":"Wang, H., Peh, L.S., Malik, S.: Power-driven Design of Router Microarchitectures in On-chip Networks. In: Proc. of the 36th Int\u2019l Symp. on Microarchitecture, pp. 105\u2013111 (2003)"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Magen, N., Kolodny, A.W., et al.: Interconnect-power dissipation in a microprocessor. In: Proc. of the 2004 Int\u2019l Workshop on System Level Interconnect Prediction, pp. 7\u201313 (2004)","DOI":"10.1145\/966747.966750"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Shang, L., Peh, L., Jha, N.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: Proc. of the 9th Int\u2019l Symp. on High-Performance Computer Architecture, pp. 91\u2013102 (2003)","DOI":"10.1109\/HPCA.2003.1183527"},{"issue":"11","key":"16_CR6","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TED.2002.804706","volume":"49","author":"K. Banerjee","year":"2002","unstructured":"Banerjee, K., Mehrotra, A.: A power-optimal repeater insertion methodology for global interconnects in nanometer designs. IEEE Trans. on Electron Devices\u00a049(11), 2001\u20132007 (2002)","journal-title":"IEEE Trans. on Electron Devices"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Cheng, L., Muralimanohar, N., et al.: Interconnect-Aware Coherence Protocols for Chip Multiprocessors. In: Proc. of the 33rd Int\u2019l Symp. on Computer Architecture, pp. 339\u2013351 (2006)","DOI":"10.1145\/1150019.1136515"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"Kumar, R., Zyuban, V., Tullsen, D.M.: Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling. In: Proc. of the 32nd Int\u2019l Symp. on Computer Architecture, pp. 408\u2013419 (2005)","DOI":"10.1145\/1080695.1070004"},{"key":"16_CR9","doi-asserted-by":"crossref","unstructured":"Flores, A., Arag\u00f3n, J.L., Acacio, M.E.: Sim-PowerCMP: A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Architectures. In: Proc. of the 4th Int\u2019l Symp. on Embedded Computing, pp. 752\u2013757 (2007)","DOI":"10.1109\/AINAW.2007.334"},{"issue":"2","key":"16_CR10","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/2.982915","volume":"35","author":"C.J. Hughes","year":"2002","unstructured":"Hughes, C.J., Pai, V.S., et al.: RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors. IEEE Computer\u00a035(2), 40\u201349 (2002)","journal-title":"IEEE Computer"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: Proc. of the 27th Int\u2019l Symp. on Computer Architecture, pp. 83\u201394 (2000)","DOI":"10.1145\/339647.339657"},{"key":"16_CR12","unstructured":"Zhang, Y., Parikh, D., et al.: HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. Technical report, University of Virginia (2003)"},{"key":"16_CR13","unstructured":"Wang, H.S., Zhu, X., et al.: Orion: a power-performance simulator for interconnection networks. In: Proc. of the 35th Int\u2019l Symp. on Microarchitecture, pp. 294\u2013305 (2002)"},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Beckmann, B.M., Wood, D.A.: TLC: Transmission Line Caches. In: Proc. of the 36th Int\u2019l Symp. on Microarchitecture, pp. 43\u201354 (2003)","DOI":"10.1109\/MICRO.2003.1253182"},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Beckmann, B.M., Wood, D.A., et al.: Managing Wire Delay in Large Chip-Multiprocessor Caches. In: Proc. of the 37th Int\u2019l Symp. on Microarchitecture, pp. 319\u2013330 (2004)","DOI":"10.1109\/MICRO.2004.21"},{"key":"16_CR16","unstructured":"Nelson, N., Briggs, G., et al.: Alleviating Thermal Constraints while Maintaining Performance via Silicon-Based On-Chip Optical Interconnects. In: Workshop on Unique Chips and Systems (2005)"},{"key":"16_CR17","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Muralimanohar, N., et al.: Microarchitectural Wire Management for Performance and Power in Partitioned Architectures. In: Proc. of the 11th Int\u2019l Symp. on High-Performance Computer Architecture, pp. 28\u201339 (2005)","DOI":"10.1109\/HPCA.2005.21"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"Muralimanohar, N., Balasubramonian, R.: The Effect of Interconnect Design on the Performance of Large L2 Caches. In: 3rd IBM Watson Conf. on Interaction between Architecture, Circuits, and Compilers (P=ac2) (2006)","DOI":"10.1145\/1273440.1250708"},{"key":"16_CR19","doi-asserted-by":"crossref","unstructured":"Balfour, J., Dally, W.J.: Design tradeoffs for tiled CMP on-chip networks. In: Proc. of the 20th Int\u2019l Conf. on Supercomputing, pp. 187\u2013198 (2006)","DOI":"10.1145\/1183401.1183430"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2013 HiPC 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77220-0_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,25]],"date-time":"2025-01-25T23:52:50Z","timestamp":1737849170000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77220-0_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540772194","9783540772200"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77220-0_16","relation":{},"subject":[]}}