{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:54:51Z","timestamp":1725501291010},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540772194"},{"type":"electronic","value":"9783540772200"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77220-0_18","type":"book-chapter","created":{"date-parts":[[2008,1,21]],"date-time":"2008-01-21T15:07:56Z","timestamp":1200928076000},"page":"161-171","source":"Crossref","is-referenced-by-count":4,"title":["Constraint-Aware Large-Scale CMP Cache Design"],"prefix":"10.1007","author":[{"given":"L.","family":"Zhao","sequence":"first","affiliation":[]},{"given":"R.","family":"Iyer","sequence":"additional","affiliation":[]},{"given":"S.","family":"Makineni","sequence":"additional","affiliation":[]},{"given":"R.","family":"Illikkal","sequence":"additional","affiliation":[]},{"given":"J.","family":"Moses","sequence":"additional","affiliation":[]},{"given":"D.","family":"Newell","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Bahar, R.I., Albera, G., Manne, S.: Power & performance tradeoffs using various caching strategies. In: Proc. of Int\u2019l Symp. on Low-Power Electronics & Design (1998)","DOI":"10.1145\/280756.295115"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Chishti, Z., et al.: Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures. In: 36th Int\u2019l Symp. on Microarchitecture (2003)","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Chishti, Z., Powell, M., Vijaykumar, T.N.: Optimizing Replication, Communication, and Capacity Allocation in CMPs. In: ISCA. Proceedings of the 32nd International Symposium on Computer Architecture (June 2005)","DOI":"10.1145\/1080695.1070001"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Hsu, L., Iyer, R., et al.: Exploring the Cache Design Space for Large-Scale CMPs. In: dasCMP. 1st Workshop on Design, Architecture and Simulation of CMP (November 2005)","DOI":"10.1145\/1105734.1105739"},{"key":"18_CR5","unstructured":"Intel Dual-Core: First in Multi-core Revolution, http:\/\/www.intel.com\/technology\/computing\/dual-core\/"},{"issue":"6","key":"18_CR6","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/MM.2003.1261393","volume":"23","author":"C. Kim","year":"2003","unstructured":"Kim, C., Burger, D., Keckler, S.W.: Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches. IEEE Micro\u00a023(6), 99\u2013107 (2003)","journal-title":"IEEE Micro"},{"key":"18_CR7","unstructured":"Krewell, K.: Best Servers of 2004: Multicore is Norm. Microprocessor Report (January 2005), http:\/\/www.mpronline.com"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Kumar, R., Zyuban, V., Tullsen, D.M.: Interconnections in Multi-core Architectures: Understanding Mechanisms, Overheads and Scaling. In: ISCA-32. 32nd International Symposium on Computer Architecture (June 2005)","DOI":"10.1145\/1080695.1070004"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Olukotun, K., Nayfeh, B.A., et al.: The case for a single-chip multiprocessor. In: 7th International Conf. on Architectural Support for Programming Languages and Operating Systems (October 1996)","DOI":"10.1145\/237090.237140"},{"key":"18_CR10","unstructured":"SAP, http:\/\/www.sap.com\/solutions\/benchmark\/index.epx"},{"key":"18_CR11","unstructured":"Shivakumar, P., Jouppi, N.: CACTI 3.0: An Integrated Cache Timing, Power & Area Model. WRL Research Report (August 2001)"},{"key":"18_CR12","unstructured":"SPECrate, http:\/\/www.spec.org\/cpu2000\/SPECrate"},{"key":"18_CR13","unstructured":"SPECjAppServer, http:\/\/www.spec.org\/jAppServer\/"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Speight, E., et al.: Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors. In: ISCA. 32nd Int\u2019l Symp. on Computer Architecture (June 2005)","DOI":"10.1109\/ISCA.2005.8"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Su, C., Despain, A.M.: Cache design trade-offs for power and performance optimization: a case study. In: ISLPED 1995. Int\u2019l Symp. On Low Power Design (1995)","DOI":"10.1145\/224081.224093"},{"key":"18_CR16","unstructured":"TPC-C Design Document, http:\/\/www.tpc.org\/tpcc\/"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2013 HiPC 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77220-0_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:04:07Z","timestamp":1619507047000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77220-0_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540772194","9783540772200"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77220-0_18","relation":{},"subject":[]}}