{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:54:56Z","timestamp":1725501296412},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540772194"},{"type":"electronic","value":"9783540772200"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77220-0_38","type":"book-chapter","created":{"date-parts":[[2008,1,21]],"date-time":"2008-01-21T20:07:56Z","timestamp":1200946076000},"page":"405-417","source":"Crossref","is-referenced-by-count":0,"title":["Compiler-Assisted Instruction Decoder Energy Optimization for Clustered VLIW Architectures"],"prefix":"10.1007","author":[{"given":"Rahul","family":"Nagpal","sequence":"first","affiliation":[]},{"given":"Y. N.","family":"Srikant","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"38_CR1","unstructured":"MediaBench, \n                    \n                      http:\/\/cares.icsl.ucla.edu\/MediaBench\/"},{"key":"38_CR2","unstructured":"MiBench, \n                    \n                      http:\/\/www.eecs.umich.edu\/mibench\/"},{"key":"38_CR3","unstructured":"NetBench, \n                    \n                      http:\/\/cares.icsl.ucla.edu\/NetBench\/"},{"key":"38_CR4","unstructured":"Trimaran System, \n                    \n                      http:\/\/www.trimaran.org\/"},{"key":"38_CR5","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Design Challenges of Technology Scaling. IEEE Micro\u00a019(4) (1999)","DOI":"10.1109\/40.782564"},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"Chu, M., Fan, K., Mahlke, S.: Region-based Hierarchical Operation Partitioning for Multicluster Processors. In: SIGPLAN Notices, pp. 300\u2013311 (2003)","DOI":"10.1145\/780822.781165"},{"key":"38_CR7","unstructured":"Cooper, K.D., Waterman, T.: Understanding energy consumption on the c62x. In: Proc. of the Work. on Compilers and Operating Systems for Low Power (2002)"},{"key":"38_CR8","unstructured":"Desoli, G.: Instruction Assignment for Clustered VLIW DSP Compilers: A New Approach. Technical Report, Hewlett-Packard (1998)"},{"key":"38_CR9","doi-asserted-by":"crossref","unstructured":"Dropsho, S., Kursun, V., Albonesi, D.H., Dwarkadas, S., Friedman, E.G.: Managing Static Leakage Energy in Microprocessor Functional Units. In: Proc. of the Intl. Symp. on Microarchitecture, Los Alamitos, CA, USA, pp. 321\u2013332 (2002)","DOI":"10.1109\/MICRO.2002.1176260"},{"key":"38_CR10","unstructured":"Faraboschi, P., Brown, G., Fisher, J.A., Desoli, G.: Clustered Instruction-level Parallel Processors. Technical report, Hewlett-Packard (1998)"},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Proc. of the Intl. Symp. on Computer Architecture, Washington, DC, USA, pp. 148\u2013157 (2002)","DOI":"10.1145\/545214.545232"},{"key":"38_CR12","doi-asserted-by":"crossref","unstructured":"Kailas, K., Agrawala, A., Ebcioglu, K.: CARS: A New Code Generation Framework for Clustered ILP Processors. In: Proc. of Intl. Symp. on High-Performance Computer Architecture, p. 133 (2001)","DOI":"10.1109\/HPCA.2001.903258"},{"key":"38_CR13","doi-asserted-by":"crossref","unstructured":"Kim, H.S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.: Adapting Instruction Level Parallelism for Optimizing Leakage in VLIW Architectures. In: Proc. of Conf. on Language, Compiler, and Tool for Embedded Systems, pp. 275\u2013283 (2003)","DOI":"10.1145\/780732.780770"},{"key":"38_CR14","doi-asserted-by":"crossref","unstructured":"Kuo, W.-A., Hwang, T., Wu, A.C.-H.: Decomposition of Instruction Decoders for Low-power Designs. ACM Trans. Des. Autom. Electron. Syst.\u00a011(4) (2006)","DOI":"10.1145\/1179461.1179465"},{"key":"38_CR15","doi-asserted-by":"crossref","unstructured":"Kursun, V., Friedman, E.G.: Low swing Dual Threshold Voltage Domino Logic. In: Proc. of the ACM Great Lakes Symp. on VLSI, New York, USA (2002)","DOI":"10.1145\/505306.505317"},{"key":"38_CR16","doi-asserted-by":"crossref","unstructured":"Nagpal, R., Srikant, Y.N.: A Graph Matching Based Integrated Scheduling Framework for Clustered VLIW Processors. In: Proc. of ICPP Workshop on Compile and Runtime Techniques Parallel Computing, pp. 530\u2013537 (2004)","DOI":"10.1109\/ICPPW.2004.1328065"},{"key":"38_CR17","doi-asserted-by":"crossref","unstructured":"Nagpal, R., Srikant, Y.N.: Integrated Temporal and Spatial Scheduling for Extended Operand Clustered VLIW Processors. In: Proc. of Conf. on computing frontiers, pp. 457\u2013470 (2004)","DOI":"10.1145\/977091.977155"},{"key":"38_CR18","unstructured":"Seshan, N.: High VelociTI Processing. In: IEEE Signal Proc. Magazine (March 1998)"},{"key":"38_CR19","doi-asserted-by":"crossref","unstructured":"Yun, H., Kim, J.: Power-aware Modulo Scheduling for High-Performance VLIW Processors. In: Proc. of 2001 Intl. Symp. on Low Power Electronics and Design, pp. 40\u201345 (2001)","DOI":"10.1145\/383082.383091"},{"key":"38_CR20","doi-asserted-by":"crossref","unstructured":"Zhang, W., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Duarte, D., Tsai, Y.-F.: Exploiting VLIW Schedule Slacks for Dynamic and Leakage Energy Reduction. In: Proc. of Intl. Symp. on Microarchitecture, pp. 102\u2013113 (2001)","DOI":"10.1109\/MICRO.2001.991109"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2013 HiPC 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77220-0_38.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T11:04:15Z","timestamp":1619521455000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77220-0_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540772194","9783540772200"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77220-0_38","relation":{},"subject":[]}}