{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:21:18Z","timestamp":1742401278177,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540775591"},{"type":"electronic","value":"9783540775607"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77560-7_14","type":"book-chapter","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T06:13:02Z","timestamp":1200550382000},"page":"193-208","source":"Crossref","is-referenced-by-count":10,"title":["Coffee: COmpiler Framework for Energy-Aware Exploration"],"prefix":"10.1007","author":[{"given":"Praveen","family":"Raghavan","sequence":"first","affiliation":[]},{"given":"Andy","family":"Lambrechts","sequence":"additional","affiliation":[]},{"given":"Javed","family":"Absar","sequence":"additional","affiliation":[]},{"given":"Murali","family":"Jayapala","sequence":"additional","affiliation":[]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","unstructured":"Trimaran: An Infrastructure for Research in Instruction-Level Parallelism (1999), http:\/\/www.trimaran.org"},{"issue":"2","key":"14_CR2","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: Simplescalar: an infrastructure for computer system modeling. IEE Computer Magazine\u00a035(2), 59\u201367 (2002)","journal-title":"IEE Computer Magazine"},{"key":"14_CR3","unstructured":"Ascia, G., Catania, V., Palesi, M., Patti, D.: Epic-explorer: A parameterized VLIW-based platform framework for design space exploration. In: Proc of ESTIMedia, pp. 3\u20134 (2003)"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc of ISCA, pp. 83\u201394 (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"14_CR5","unstructured":"SUIF2 Compiler System (2001), http:\/\/suif.stanford.edu"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Cohen, A., Sigler, M., Girbal, S., Temam, O., Parello, D., Vasilache, N.: Facilitating the search for compositions of program transformations. In: Proc of ICS, pp. 151\u2013160 (2005)","DOI":"10.1145\/1088149.1088169"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Gordon-Ross, A., Cotterell, S., Vahid, F.: Exploiting fixed programs in embedded systems: A loop cache example. In: Proc of IEEE Computer Architecture Letters (January 2002)","DOI":"10.1109\/L-CA.2002.4"},{"issue":"6","key":"14_CR8","doi-asserted-by":"publisher","first-page":"672","DOI":"10.1109\/TC.2005.92","volume":"54","author":"M. Jayapala","year":"2005","unstructured":"Jayapala, M., Barat, F., Vander Aa, T., Catthoor, F., Corporaal, H., Deconinck, G.: Clustered loop buffer organization for low energy VLIW embedded processors. IEEE Transactions on Computers\u00a054(6), 672\u2013683 (2005)","journal-title":"IEEE Transactions on Computers"},{"key":"14_CR9","unstructured":"Starcore DSP Techology, SC140 DSP Core Reference Manual (June 2000), http:\/\/www.starcore-dsp.com"},{"key":"14_CR10","unstructured":"Texas Instruments, Inc. TMS320C64x\/C64x+ DSP CPU and Instruction Set Reference Guide (May 2006), http:\/\/focus.ti.com\/docs\/apps\/catalog\/resources\/appnoteabstract.jhtmlabstractName=spru732b"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Vander Aa, T., Jayapala, M., Barat, F., Deconinck, G., Lauwereins, R., Catthoor, F., Corporaal, H.: Instruction buffering exploration for low energy VLIWs with instruction clusters. In: Proc. of ASPDAC 2004, Yokohama, Japan (January 2004)","DOI":"10.1109\/ASPDAC.2004.1337708"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Raghavan, P., Lambrechts, A., Jayapala, M., Catthoor, F., Verkest, D.: Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors. In: Proc of DATE (2006)","DOI":"10.1109\/DATE.2006.243733"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Schuster, T., Bougard, B., Raghavan, P., Priewasser, R., Novo, D., Vanderperre, L., Catthoor, F.: Design of a low power pre-synchronization asip for multimode sdr terminals. In: Proc. of SAMOS (2007)","DOI":"10.1007\/978-3-540-73625-7_34"},{"key":"14_CR14","unstructured":"Baron, M.: Cortex a8:high speed, low power. In Microprocessor Report (October 2005)"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Rixner, S., Dally, W.J., Khailany, B., Mattson, P.R., Kapasi, U.J., Owens, J.D.: Register organization for media processing. In: HPCA, pp. 375\u2013386 (January 2000)","DOI":"10.1109\/HPCA.2000.824366"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Gangawar, A., Balakrishnan, M., Kumar, A.: Impact of intercluster communication mechanisms on ilp in clustered VLIW architectures. In: ACM TODAES, pp. 1\u201329 (2007)","DOI":"10.1145\/1188275.1188276"},{"issue":"3","key":"14_CR17","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1007\/s10766-006-0012-3","volume":"34","author":"Sylvain Girbal","year":"2006","unstructured":"Girbal, S., Vasilache, N., Bastoul, C., Cohen, A., Parello, D., Sigler, M., Temam, O.: Semi-automatic composition of loop transformations for deep parallelism and memory hierarchies. International Journal of Parallel Programming, 261\u2013317 (October 2006)","journal-title":"International Journal of Parallel Programming"},{"key":"14_CR18","unstructured":"Faraday Technology, Corporation Faraday UMC 90nm RVT Standard Cell Library (2007), http:\/\/www.faraday-tech.com"},{"key":"14_CR19","unstructured":"Synopsys, Inc. Design Compiler User Guide (2006)"},{"key":"14_CR20","unstructured":"Cadence, Inc. Cadence SoC Encounter User Guide (2006)"},{"key":"14_CR21","unstructured":"Synopsys, Inc. Prime Power User Guide (2006)"},{"key":"14_CR22","volume-title":"WCDMA for UMTS: Radio Access for Third Generation Mobile Communications","author":"H. Holma","year":"2001","unstructured":"Holma, H., Toskala, A.: WCDMA for UMTS: Radio Access for Third Generation Mobile Communications. John Wiley, Chichester (2001)"},{"key":"14_CR23","doi-asserted-by":"crossref","unstructured":"Lin, Y., Lee, H., Woh, M., Harel, Y., Mahlke, S., Mudge, T., Chakrabarti, C., Flautner, K.: SODA: A low-power architecture for software radio. In: Proc of ISCA (2006)","DOI":"10.1145\/1150019.1136494"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77560-7_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,25]],"date-time":"2025-01-25T20:48:47Z","timestamp":1737838127000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77560-7_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540775591","9783540775607"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77560-7_14","relation":{},"subject":[]}}