{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:55:25Z","timestamp":1725501325211},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540775591"},{"type":"electronic","value":"9783540775607"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77560-7_15","type":"book-chapter","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T06:13:02Z","timestamp":1200550382000},"page":"209-223","source":"Crossref","is-referenced-by-count":4,"title":["Integrated CPU Cache Power Management in Multiple Clock Domain Processors"],"prefix":"10.1007","author":[{"given":"Nevine","family":"AbouGhazaleh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce","family":"Childers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Moss\u00e9","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"National Semiconductor, PowerWise Technology (2007), http:\/\/www.national.com\/appinfo\/power\/powerwise.html"},{"issue":"6","key":"15_CR2","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/MM.2003.1261388","volume":"23","author":"G. Magklis","year":"2003","unstructured":"Magklis, G., Semeraro, G., Albonesi, D.H., Dropsho, S.G., Dwarkadas, S., Scott, M.L.: Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor. IEEE Micro\u00a023(6), 62\u201368 (2003)","journal-title":"IEEE Micro"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Semeraro, G., Albonesi, D.H., Dropsho, S.G., Magklis, G., Dwarkadas, S., Scott, M.L.: Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In: MICRO 1935. Proc Intl Symp on Microarchitecture, pp. 356\u2013367 (2002)","DOI":"10.1109\/MICRO.2002.1176263"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Iyer, A., Marculescu, D.: Power and performance evaluation of globally asynchronous locally synchronous processors. In: ISCA 2002. Proc Intl Symp on Computer architecture, pp. 158\u2013168 (2002)","DOI":"10.1109\/ISCA.2002.1003573"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Magklis, G., Scott, M.L., Semeraro, G., Albonesi, D.H., Dropsho, S.: Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor. In: ISCA 2003. Proc Intl Symp on Computer Architecture, pp. 14\u201327 (2003)","DOI":"10.1145\/859618.859621"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Wu, Q., Juang, P., Martonosi, M., Clark, D.W.: Formal online methods for voltage\/frequency control in multiple clock domain microprocessors. In: ASPLOS-XI. Proc Intl Conf on Architectural support for programming languages and operating systems, pp. 248\u2013259 (2004)","DOI":"10.1145\/1037949.1024423"},{"key":"15_CR7","unstructured":"Ben Naser, M., Moritz, C.A.: A Step-by-Step Design and Analysis of Low Power Caches for Embedded Processors (2005), http:\/\/www.lems.brown.edu\/iris\/BARC2005\/Webpage\/BARCpresentations\/ben-naser.pdf"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: exploiting generational behavior to reduce cache leakage power. In: ISCA 2001. Proc Intl Symp on Computer Architecture, pp. 240\u2013251 (2001)","DOI":"10.1145\/379240.379268"},{"key":"15_CR9","unstructured":"Zhu, Y., Albonesi, D.H., Buyuktosunoglu, A.: A High Performance, Energy Efficient GALS Processor Microarchitecture with Reduced Implementation Complexity. In: ISPASS 2005. Proc Intl Symp on Performance Analysis of Systems and Software (2005)"},{"key":"15_CR10","unstructured":"SimpleScalar\/ARM. SimpleScalar-Arm Version 4.0 Test Releases, http:\/\/www.simplescalar.com\/v4test.html\/"},{"key":"15_CR11","unstructured":"Intel\u00a0Embedded products. High-Performance Energy-Efficient Processors for Embedded Market Segments (2006), http:\/\/www.intel.com\/design\/embedded\/downloads\/315336.pdf"},{"key":"15_CR12","unstructured":"Pennanen, J.: Optimizing the Power for Multiple Voltage Domains. Spring Processor Forum, Japan (2006)"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Rusu, C., AbouGhazaleh, N., Ferreria, A., Xu, R., Childers, B., Melhem, R., Moss\u00e9, D.: Integrated CPU and L2 cache Frequency\/Voltage Scaling using Supervised Learning. In: Workshop on Statistical and Machine learning approaches applied to ARchitectures and compilation (SMART) (2007)","DOI":"10.1145\/1273444.1254773"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"AbouGhazaleh, N., Ferreria, A., Rusu, C., Xu, R., Childers, B., Melhem, R., Moss\u00e9, D.: Integrated CPU and L2 cache Voltage Scaling using Supervised Learning. In: LCTES 2007. Proc. of ACM SIGPLAN on Language, compiler, and tool for embedded systems (2007)","DOI":"10.1145\/1254766.1254773"},{"key":"15_CR15","unstructured":"Wu, Q., Juang, P., Martonosi, M., Clark, D.W.: Voltage and Frequency Control With Adaptive Reaction Time in MCD Processors. In: HPCA 2005: Proc Intl Symp on High-Performance Computer Architecture, pp. 178\u2013189 (2005)"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Oliver, J., Rao, R., Sultana, P., Crandall, J., Czernikowski, E., Jones IV, L.W., Franklin, D., Akella, V., Chong, F.T.: Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor. In: ISCA 2004. Proc Intl Symp on Computer Architecture (2004)","DOI":"10.1145\/1028176.1006714"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Juang, P., Wu, Q., Peh, L.S., Martonosi, M., Clark, D.W.: Coordinated, distributed, formal energy management of chip multiprocessors. In: ISLPED 2005: Proc Intl Symp on Low Power Electronics and Design, pp. 127\u2013130 (2005)","DOI":"10.1145\/1077603.1077637"},{"key":"15_CR18","doi-asserted-by":"crossref","unstructured":"Lopez, S., Dropsho, S., Albonesi, D., Garnica, O., Lanchares, J.: Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches. In: High Performance Embedded Architecure and Compilation (HiPEAC) (2007)","DOI":"10.1007\/978-3-540-69338-3_10"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77560-7_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:44:23Z","timestamp":1619520263000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77560-7_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540775591","9783540775607"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77560-7_15","relation":{},"subject":[]}}