{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,26]],"date-time":"2025-01-26T05:49:43Z","timestamp":1737870583184,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540775591"},{"type":"electronic","value":"9783540775607"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77560-7_16","type":"book-chapter","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T06:13:02Z","timestamp":1200550382000},"page":"224-239","source":"Crossref","is-referenced-by-count":1,"title":["Variation-Aware Software Techniques for Cache Leakage Reduction Using Value-Dependence of SRAM Leakage Due to Within-Die Process Variation"],"prefix":"10.1007","author":[{"given":"Maziar","family":"Goudarzi","sequence":"first","affiliation":[]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[]},{"given":"Hamid","family":"Noori","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"16_CR1","volume-title":"Low-Power Electronics Design","author":"V.G. Moshnyaga","year":"2005","unstructured":"Moshnyaga, V.G., Inoue, K.: Low-Power Cache Design. In: Piguet, C. (ed.) Low-Power Electronics Design, CRC Press, Boca Raton (2005)"},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"Roy, K., et al.: Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits. In: Proc. IEEE (2003)","DOI":"10.1109\/JPROC.2002.808156"},{"key":"16_CR3","volume-title":"Fundamentals of Modern VLSI Devices","author":"Y. Taur","year":"1998","unstructured":"Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University Press, Cambridge (1998)"},{"key":"16_CR4","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/4.848210","volume":"35","author":"J.T. Kao","year":"2000","unstructured":"Kao, J.T., Chandrakasan, A.P.: Dual-Threshold Voltage Techniques for Low-Power Digital Circuits. IEEE J. of Solid State Circuits 35, 1009\u20131018 (2000)","journal-title":"IEEE J. of Solid State Circuits"},{"key":"16_CR5","doi-asserted-by":"publisher","first-page":"373","DOI":"10.1007\/0-306-48139-1_13","volume-title":"Power Aware Design Methodologies","author":"F. Fallah","year":"2002","unstructured":"Fallah, F., Pedram, M.: Circuit and System Level Power Management. In: Pedram, M., Rabaey, J. (eds.) Power Aware Design Methodologies, pp. 373\u2013412. Kluwer, Dordrecht (2002)"},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"De, V., Borkar, S.: Low Power and High Performance Design Challenge in Future Technologies. In: Great Lake Symposium on VLSI (2000)","DOI":"10.1145\/330855.330929"},{"key":"16_CR7","unstructured":"Kuroda, T., Fujita, T., Hatori, F., Sakurai, T.: Variable Threshold-Voltage CMOS Technology. IEICE Trans. on Fund. of Elec., Comm. and Comp. Sci. E83-C (2000)"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"Powell, M.D., et al.: Gated-Vdd: a Circuit Technique to Reduce Leakage in Cache Memories. In: Int\u2019l Symp. Low Power Electronics and Design (2000)","DOI":"10.1145\/344166.344526"},{"key":"16_CR9","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In: Int\u2019l Symp. on Computer Architecture, pp. 240\u2013251 (2001)","DOI":"10.1145\/379240.379268"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Flautner, K., et al.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Int\u2019l Symp. on Computer Architecture (2002)","DOI":"10.1145\/545214.545232"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Meng, K., Joseph, R.: Process Variation Aware Cache Leakage Management. In: Int\u2019l Symp. on Low Power Electronics and Design (2006)","DOI":"10.1145\/1165573.1165636"},{"issue":"2","key":"16_CR12","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/TVLSI.2003.821546","volume":"12","author":"A. Abdollahi","year":"2004","unstructured":"Abdollahi, A., Fallah, F., Pedram, M.: Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control. IEEE Trans. VLSI 12(2), 140\u2013154 (2004)","journal-title":"IEEE Trans. VLSI"},{"key":"16_CR13","volume-title":"Low-Power Electronics Design","author":"L. Clark","year":"2005","unstructured":"Clark, L., De, V.: Techniques for Power and Process Variation Minimization. In: Piguet, C. (ed.) Low-Power Electronics Design, CRC Press, Boca Raton (2005)"},{"key":"16_CR14","unstructured":"M32R Family 32-bit RISC Microcomputers, http:\/\/www.renesas.com"},{"key":"16_CR15","unstructured":"CACTI Integrated Cache Access Time, Cycle Time, Area, Leakage, and Dynamic Power Model, HP Labs, http:\/\/www.hpl.hp.com\/personal\/Norman_Jouppi\/cacti4.html"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Paul, B.C., Mahmoodi, H., Datta, A., Roy, K.: A Process-Tolerant Cache Architecture for Improved Yield in Nanoscale Technologies. IEEE Trans. VLSI 13(1) (2005)","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"16_CR17","doi-asserted-by":"crossref","unstructured":"Luo, J., Sinha, S., Su, Q., Kawa, J., Chiang, C.: An IC Manufacturing Yield Model Considering Intra-Die Variations. In: Design Automation Conference, pp. 749\u2013754 (2006)","DOI":"10.1145\/1146909.1147100"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"Agarwal, K., Nassif, S.: Statistical Analysis of SRAM Cell Stability. In: Design Automation Conference (2006)","DOI":"10.1145\/1146909.1146928"},{"key":"16_CR19","unstructured":"Toyoda, E.: DFM: Device & Circuit Design Challenges. In: Int\u2019l Forum on Semiconductor Technology (2004)"},{"key":"16_CR20","unstructured":"International Technology Roadmap for Semiconductors\u2014Design, Update (2006), http:\/\/www.itrs.net\/Links\/2006Update\/2006UpdateFinal.htm"},{"key":"16_CR21","unstructured":"Hill, S.: The ARM 10 Family of Embedded Advanced Microprocessor Cores. In: HOT-Chips (2001)"},{"issue":"2","key":"16_CR22","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/40.671401","volume":"18","author":"K. Suzuki","year":"1998","unstructured":"Suzuki, K., Arai, T., Kouhei, N., Kuroda, I.: V830R\/AV: Embedded Multimedia Superscalar RISC Processor. IEEE Micro 18(2), 36\u201347 (1998)","journal-title":"IEEE Micro"},{"key":"16_CR23","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-6706-3","volume-title":"Testing Static Random Access Memories: Defects, Fault Models and Test Patterns","author":"S. Hamdioui","year":"2004","unstructured":"Hamdioui, S.: Testing Static Random Access Memories: Defects, Fault Models and Test Patterns. Kluwer, Dordrecht (2004)"},{"key":"16_CR24","doi-asserted-by":"crossref","unstructured":"Thibeault, C.: On the Comparison of Delta IDDQ and IDDQ Testing. In: VLSI Test Symp., pp. 143\u2013150 (1999)","DOI":"10.1109\/VTEST.1999.766658"},{"key":"16_CR25","unstructured":"DSM-8104 Ammeter, http:\/\/www.nihonkaikeisoku.co.jp\/densi\/toadkk_zetuenteikou_dsm8104.htm"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77560-7_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,25]],"date-time":"2025-01-25T20:48:46Z","timestamp":1737838126000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77560-7_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540775591","9783540775607"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77560-7_16","relation":{},"subject":[]}}