{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:55:29Z","timestamp":1725501329103},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540775591"},{"type":"electronic","value":"9783540775607"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77560-7_19","type":"book-chapter","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T01:13:02Z","timestamp":1200532382000},"page":"273-287","source":"Crossref","is-referenced-by-count":1,"title":["LPA: A First Approach to the Loop Processor Architecture"],"prefix":"10.1007","author":[{"given":"Alejandro","family":"Garc\u00eda","sequence":"first","affiliation":[]},{"given":"Oliverio J.","family":"Santana","sequence":"additional","affiliation":[]},{"given":"Enrique","family":"Fern\u00e1ndez","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Medina","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"de Alba, M.R., Kaeli, D.R.: Runtime predictability of loops. In: Proceedings of the 4th Workshop on Workload Characterization (2001)","DOI":"10.1109\/WWC.2001.990748"},{"key":"19_CR2","doi-asserted-by":"crossref","unstructured":"Badulescu, A., Veidenbaum, A.: Energy efficient instruction cache for wide-issue processors. In: Proceedings of the International Workshop on Innovative Architecture (2001)","DOI":"10.1109\/IWIA.2001.955192"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Parikh, D., Skadron, K., Zhang, Y., Barcella, M., Stan, M.: Power issues related to branch prediction. In: Proceedings of the 8th International Symposium on High-Performance Computer Architecture (2002)","DOI":"10.1109\/HPCA.2002.995713"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Folegnani, D., Gonz\u00e1lez, A.: Energy-effective issue logic. In: Proceedings of the 28th International Symposium on Computer Architecture (2001)","DOI":"10.1145\/379240.379266"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Cristal, A., Santana, O., Cazorla, F., Galluzzi, M., Ram\u00edrez, T., Peric\u00e0s, M., Valero, M.: Kilo-instruction processors: Overcoming the memory wall. IEEE Micro 25(3) (2005)","DOI":"10.1109\/MM.2005.53"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Monreal, T., Gonz\u00e1lez, J., Gonz\u00e1lez, A., Valero, M., Vi\u00f1als, V.: Late allocation and early release of physical registers. IEEE Transactions on Computers 53(10) (2004)","DOI":"10.1109\/TC.2004.79"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Gwennap, L.: Digital 21264 sets new standard. Microprocessor Report 10(14) (1996)","DOI":"10.7748\/ns.10.16.14.s24"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Calder, B.: Basic block distribution analysis to find periodic behavior and simulation points in applications. In: Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (2001)","DOI":"10.1109\/PACT.2001.953283"},{"key":"19_CR9","unstructured":"Thornton, J.E.: Parallel operation in the Control Data 6600. In: Proceedings of the AFIPS Fall Joint Computer Conference (1964)"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Tomasulo, R.M.: An efficient algorithm for exploiting multiple arithmetic units. IBM Journal of Research and Development 11(1) (1967)","DOI":"10.1147\/rd.111.0025"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Anderson, D.W., Sparacio, F.J., Tomasulo, R.M.: The IBM System\/360 model 91: Machine philosophy and instruction-handling. IBM Journal of Research and Development 11(1) (1967)","DOI":"10.1147\/rd.111.0008"},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"Lee, L.H., Moyer, W., Arends, J.: Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In: International Symposium on Low Power Electronics and Design (1999)","DOI":"10.1145\/313817.313944"},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"Rivers, J.A., Asaad, S., Wellman, J.D., Moreno, J.H.: Reducing instruction fetch energy with backward branch control information and buffering. In: International Symposium on Low Power Electronics and Design (2003)","DOI":"10.1145\/871506.871586"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Calder, B.: Loop termination prediction. In: Proceedings of the 3rd International Symposium on High Performance Computing (2000)","DOI":"10.1007\/3-540-39999-2_8"},{"key":"19_CR15","unstructured":"de Alba, M.R., Kaeli, D.R.: Path-based hardware loop prediction. In: Proceedings of the International Conference on Control, Virtual Instrumentation and Digital Systems (2002)"},{"key":"19_CR16","doi-asserted-by":"crossref","unstructured":"Vajapeyam, S., Mitra, T.: Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences. In: Proceedings of the 24th International Symposium on Computer Architecture (1997)","DOI":"10.1145\/264107.264119"},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"Vajapeyam, S., Joseph, P.J., Mitra, T.: Dynamic vectorization: A mechanism for exploiting far-flung ILP in ordinary programs. In: Proceedings of the 24th International Symposium on Computer Architecture (1999)","DOI":"10.1145\/307338.300981"},{"key":"19_CR18","doi-asserted-by":"crossref","unstructured":"Talpes, E., Marculescu, D.: Execution cache-based microarchitectures for power-efficient superscalar processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13(1) (2005)","DOI":"10.1109\/TVLSI.2004.840406"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77560-7_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:44:25Z","timestamp":1619505865000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77560-7_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540775591","9783540775607"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77560-7_19","relation":{},"subject":[]}}