{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,25]],"date-time":"2025-01-25T21:10:15Z","timestamp":1737839415252,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540775591"},{"type":"electronic","value":"9783540775607"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77560-7_22","type":"book-chapter","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T06:13:02Z","timestamp":1200550382000},"page":"320-334","source":"Crossref","is-referenced-by-count":1,"title":["Phase Complexity Surfaces: Characterizing Time-Varying Program Behavior"],"prefix":"10.1007","author":[{"given":"Frederik","family":"Vandeputte","sequence":"first","affiliation":[]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Albonesi, D., Buyuktosunoglu, A., Dwarkadas, S.: Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In: MICRO (December 2000)","DOI":"10.1145\/360128.360153"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Burger, D.C., Austin, T.M.: The SimpleScalar Tool Set. Computer Architecture News (1997), http:\/\/www.simplescalar.com","DOI":"10.1145\/268806.268810"},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"Chen, I.K., Coffey, J.T., Mudge, T.N.: Analysis of branch prediction via data compression. In: ASPLOS, pp. 128\u2013137 (October 1996)","DOI":"10.1145\/237090.237171"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Cho, C.-B., Li, T.: Complexity-based program phase analysis and classification. In: PACT, pp. 105\u2013113 (September 2006)","DOI":"10.1145\/1152154.1152173"},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":"Cho, C.-B., Li, T.: Using wavelet domain workload execution characteristics to improve accuracy, scalability and robustness in program phase analysis. In: ISPASS (March 2007)","DOI":"10.1109\/ISPASS.2007.363744"},{"key":"22_CR6","unstructured":"Dhodapkar, A., Smith, J.E.: Dynamic microarchitecture adaptation via co-designed virtual machines. In: International Solid State Circuits Conference (February 2002)"},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":"Dhodapkar, A., Smith, J.E.: Managing multi-configuration hardware via dynamic working set analysis. In: ISCA (May 2002)","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"22_CR8","series-title":"Lecture Notes in Computer Science","volume-title":"Parallel Computing Technologies","author":"E. Duesterwald","year":"2003","unstructured":"Duesterwald, E., Cascaval, C., Dwarkadas, S.: Characterizing and predicting program behavior and its variability. In: Malyshkin, V. (ed.) PaCT 2003. LNCS, vol.\u00a02763, Springer, Heidelberg (2003)"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Eeckhout, L., Sampson, J., Calder, B.: Exploiting program microarchitecture independent characteristics and phase behavior for reduced benchmark suite simulation. In: IISWC, pp. 2\u201312 (October 2005)","DOI":"10.1109\/IISWC.2005.1525996"},{"key":"22_CR10","unstructured":"Eeckhout, L., Vandierendonck, H., De Bosschere, K.: Workload design: Selecting representative program-input pairs. In: PACT, pp. 83\u201394 (September 2002)"},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Georges, A., Buytaert, D., Eeckhout, L., De Bosschere, K.: Method-level phase behavior in Java workloads. In: OOPSLA, pp. 270\u2013287 (October 2004)","DOI":"10.1145\/1028976.1028999"},{"key":"22_CR12","doi-asserted-by":"crossref","unstructured":"Huang, M., Renau, J., Torrellas, J.: Positional adaptation of processors: Application to energy reduction. In: ISCA (June 2003)","DOI":"10.1145\/859618.859637"},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"Huffmire, T., Sherwood, T.: Wavelet-based phase classification. In: PACT, pp. 95\u2013104 (September 2006)","DOI":"10.1145\/1152154.1152172"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Isci, C., Martonosi, M.: Identifying program power phase behavior using power vectors. In: WWC (September 2003)","DOI":"10.1109\/WWC.2003.1249062"},{"key":"22_CR15","volume-title":"Applied Multivariate Statistical Analysis","author":"R.A. Johnson","year":"2002","unstructured":"Johnson, R.A., Wichern, D.W.: Applied Multivariate Statistical Analysis, 5th edn. Prentice Hall, Englewood Cliffs (2002)","edition":"5"},{"key":"22_CR16","doi-asserted-by":"crossref","unstructured":"Lau, J., Perelman, E., Calder, B.: Selecting software phase markers with code structure analysis. In: CGO, pp. 135\u2013146 (March 2006)","DOI":"10.1109\/CGO.2006.32"},{"key":"22_CR17","doi-asserted-by":"crossref","unstructured":"Lau, J., Perelman, E., Hamerly, G., Sherwood, T., Calder, B.: Motivation for variable length intervals and hierarchical phase behavior. In: ISPASS, pp. 135\u2013146 (March 2005)","DOI":"10.1109\/ISPASS.2005.1430568"},{"key":"22_CR18","doi-asserted-by":"crossref","unstructured":"Lau, J., Sampson, J., Perelman, E., Hamerly, G., Calder, B.: The strong correlation between code signatures and performance. In: ISPASS (March 2005)","DOI":"10.1109\/ISPASS.2005.1430578"},{"key":"22_CR19","doi-asserted-by":"crossref","unstructured":"Lau, J., Schoenmackers, S., Calder, B.: Structures for phase classification. In: ISPASS, pp. 57\u201367 (March 2004)","DOI":"10.1109\/ISPASS.2004.1291356"},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Lau, J., Schoenmackers, S., Calder, B.: Transition phase classification and prediction. In: HPCA, pp. 278\u2013289 (February 2005)","DOI":"10.1109\/HPCA.2005.39"},{"key":"22_CR21","doi-asserted-by":"crossref","unstructured":"Nagpurkar, P., Krintz, C., Sherwood, T.: Phase-aware remote profiling. In: CGO, pp. 191\u2013202 (March 2005)","DOI":"10.1109\/CGO.2005.26"},{"key":"22_CR22","doi-asserted-by":"crossref","unstructured":"Patil, H., Cohn, R., Charney, M., Kapoor, R., Sun, A., Karunanidhi, A.: Pinpointing representative portions of larhe Intel Itanium programs with dynamic instrumentation. In: MICRO, pp. 81\u201393 (December 2004)","DOI":"10.1109\/MICRO.2004.28"},{"key":"22_CR23","series-title":"Lecture Notes in Computer Science","first-page":"244","volume-title":"Parallel Computing Technologies","author":"E. Perelman","year":"2003","unstructured":"Perelman, E., Hamerly, G., Calder, B.: Picking statistically valid and early simulation points. In: Malyshkin, V. (ed.) PaCT 2003. LNCS, vol.\u00a02763, pp. 244\u2013256. Springer, Heidelberg (2003)"},{"key":"22_CR24","doi-asserted-by":"crossref","unstructured":"Shen, X., Zhong, Y., Ding, C.: Locality phase prediction. In: ASPLOS (October 2004)","DOI":"10.1145\/1024393.1024414"},{"key":"22_CR25","series-title":"Lecture Notes in Computer Science","first-page":"3","volume-title":"Parallel Computing Technologies","author":"T. Sherwood","year":"2001","unstructured":"Sherwood, T., Perelman, E., Calder, B.: Basic block distribution analysis to find periodic behavior and simulation points in applications. In: Malyshkin, V. (ed.) PaCT 2001. LNCS, vol.\u00a02127, pp. 3\u201314. Springer, Heidelberg (2001)"},{"key":"22_CR26","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: ASPLOS, pp. 45\u201357 (October 2002)","DOI":"10.1145\/605397.605403"},{"key":"22_CR27","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Sair, S., Calder, B.: Phase tracking and prediction. In: ISCA, pp. 336\u2013347 (June 2003)","DOI":"10.1145\/871656.859657"},{"key":"22_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1007\/11549468_64","volume-title":"Euro-Par 2005 Parallel Processing","author":"F. Vandeputte","year":"2005","unstructured":"Vandeputte, F., Eeckhout, L., De Bosschere, K.: A detailed study on phase predictors. In: Cunha, J.C., Medeiros, P.D. (eds.) Euro-Par 2005. LNCS, vol.\u00a03648, pp. 571\u2013581. Springer, Heidelberg (2005)"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77560-7_22.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,25]],"date-time":"2025-01-25T20:48:28Z","timestamp":1737838108000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77560-7_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540775591","9783540775607"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77560-7_22","relation":{},"subject":[]}}