{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:32:21Z","timestamp":1742380341218},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540775591"},{"type":"electronic","value":"9783540775607"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77560-7_24","type":"book-chapter","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T01:13:02Z","timestamp":1200532382000},"page":"353-368","source":"Crossref","is-referenced-by-count":11,"title":["Compiler Techniques for Reducing Data Cache Miss Rate on a Multithreaded Architecture"],"prefix":"10.1007","author":[{"given":"Subhradyuti","family":"Sarkar","sequence":"first","affiliation":[]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Calder, B., Krintz, C., John, S., Austin, T.: Cache-conscious data placement. In: Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (1998)","key":"24_CR1","DOI":"10.1145\/291069.291036"},{"doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S., Levy, H.M.: Simultaneous multithreading: Maximizing on-chip parallelism. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture (1995)","key":"24_CR2","DOI":"10.1145\/223982.224449"},{"doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L.: Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In: Proceedings of the 23rd Annual International Symposium on Computer Architecture (1996)","key":"24_CR3","DOI":"10.1145\/232973.232993"},{"doi-asserted-by":"crossref","unstructured":"Li, Y., Brooks, D., Hu, Z., Skadron, K., Bose, P.: Understanding the energy efficiency of simultaneous multithreading. In: Intl. Symposium on Low Power Electronics and Design (2004)","key":"24_CR4","DOI":"10.1145\/1013235.1013251"},{"doi-asserted-by":"crossref","unstructured":"Seng, J., Tullsen, D., Cai, G.: Power-sensitive multithreaded architecture. In: International Conference on Computer Design (September 2000)","key":"24_CR5","DOI":"10.1109\/ICCD.2000.878286"},{"doi-asserted-by":"crossref","unstructured":"Kumar, R., Jouppi, N., Tullsen, D.M.: Conjoined-core chip multiprocessing. In: 37th International Symposium on Microarchitecture (December 2004)","key":"24_CR6","DOI":"10.1109\/MICRO.2004.12"},{"unstructured":"Dolbeau, R., Seznec, A.: Cash: Revisiting hardware sharing in single-chip parallel processor. In: IRISA Report 1491 (November 2002)","key":"24_CR7"},{"doi-asserted-by":"crossref","unstructured":"Agarwal, A., Pudar, S.: Column-associative caches: A technique for reducing the miss rate of direct-mapped caches. In: International Symposium On Computer Architecture (1993)","key":"24_CR8","DOI":"10.1145\/165123.165153"},{"doi-asserted-by":"crossref","unstructured":"Topham, N., Gonz\u00e1lez, A.: Randomized cache placement for eliminating conflicts. IEEE Transactions on Computer 48(2) (1999)","key":"24_CR9","DOI":"10.1109\/12.752660"},{"doi-asserted-by":"crossref","unstructured":"Seznec, A., Bodin, F.: Skewed-associative caches. In: International Conference on Parallel Architectures and Languages, pp. 305\u2013316 (1993)","key":"24_CR10","DOI":"10.1007\/3-540-56891-3_24"},{"doi-asserted-by":"crossref","unstructured":"Lynch, W.L., Bray, B.K., Flynn, M.J.: The effect of page allocation on caches. In: 25th Annual International Symposium on Microarchitecture (1992)","key":"24_CR11","DOI":"10.1109\/MICRO.1992.697023"},{"doi-asserted-by":"crossref","unstructured":"Rivera, G., Tseng, C.W.: Data transformations for eliminating conflict misses. In: SIGPLAN Conference on Programming Language Design and Implementation, pp. 38\u201349 (1998)","key":"24_CR12","DOI":"10.1145\/277650.277661"},{"unstructured":"Juan, T., Royo, D.: Dynamic cache splitting. In: XV International Confernce of the Chilean Computational Society (1995)","key":"24_CR13"},{"unstructured":"Nemirovsky, M., Yamamoto, W.: Quantitative study on data caches on a multistreamed architecture. In: Workshop on Multithreaded Execution, Architecture and Compilation (1998)","key":"24_CR14"},{"unstructured":"Hily, S., Seznec, A.: Standard memory hierarchy does not fit simultaneous multithreading. In: Proceedings of the Workshop on Multithreaded Execution Architecture and Compilation (with HPCA-4) (1998)","key":"24_CR15"},{"unstructured":"Jos, M.G.: Data caches for multithreaded processors. In: Workshop on Multithreaded Execution, Architecture and Compilation (2000)","key":"24_CR16"},{"doi-asserted-by":"crossref","unstructured":"Nikolopoulos, D.S.: Code and data transformations for improving shared cache performance on SMT processors. In: International Symposium on High Performance Computing, pp. 54\u201369 (2003)","key":"24_CR17","DOI":"10.1007\/978-3-540-39707-6_5"},{"doi-asserted-by":"crossref","unstructured":"Lopez, S., Dropsho, S., Albonesi, D.H., Garnica, O., Lanchares, J.: Dynamic capacity-speed tradeoffs in smt processor caches. In: Intl. Conference on High Performance Embedded Architectures & Compilers (January 2007)","key":"24_CR18","DOI":"10.1007\/978-3-540-69338-3_10"},{"doi-asserted-by":"crossref","unstructured":"Kumar, R., Tullsen, D.M.: Compiling for instruction cache performance on a multithreaded architecture. In: 35th Annual International Symposium on Microarchitecture (2002)","key":"24_CR19","DOI":"10.1109\/MICRO.2002.1176269"},{"unstructured":"Tullsen, D.M.: Simulation and modeling of a simultaneous multithreading processor. In: 22nd Annual Computer Measurement Group Conference (December 1996)","key":"24_CR20"},{"unstructured":"Tullsen, D.M., Brown, J.: Handling long-latency loads in a simultaneous multithreaded processor. In: 34th International Symposium on Microarchitecture (December 2001)","key":"24_CR21"},{"doi-asserted-by":"crossref","unstructured":"Srivastava, A., Eustace, A.: Atom: A system for building customized program analysis tools. In: SIGPLAN Notices, vol.\u00a039, pp. 528\u2013539 (2004)","key":"24_CR22","DOI":"10.1145\/989393.989446"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77560-7_24.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:44:28Z","timestamp":1619505868000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77560-7_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540775591","9783540775607"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77560-7_24","relation":{},"subject":[]}}