{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:55:28Z","timestamp":1725501328762},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540775591"},{"type":"electronic","value":"9783540775607"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-77560-7_5","type":"book-chapter","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T01:13:02Z","timestamp":1200532382000},"page":"55-65","source":"Crossref","is-referenced-by-count":1,"title":["BRAM-LUT Tradeoff on a Polymorphic DES Design"],"prefix":"10.1007","author":[{"given":"Ricardo","family":"Chaves","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Blagomir","family":"Donchev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi","family":"Kuzmanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stamatis","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","unstructured":"NIST, Data encryption standard (DES), FIPS 46-2 ed, tech. rep., National Institute of Standards and Technology (December 1993)"},{"key":"5_CR2","unstructured":"NIST, Data encryption standard (DES), FIPS 46-3 ed, tech. rep., National Institute of Standards and Technology (1998)"},{"key":"5_CR3","doi-asserted-by":"crossref","first-page":"656","DOI":"10.1002\/j.1538-7305.1949.tb00928.x","volume":"28","author":"C.E. Shannon","year":"1949","unstructured":"Shannon, C.E.: Communication theory of secrecy systems. Bell Systen Technicl Journal\u00a028, 656\u2013715 (1949)","journal-title":"Bell Systen Technicl Journal"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K., Kuzmanov, G., Panainte, E.M.: The Molen polymorphic processor. In: IEEE Transactions on Computers, pp. 1363\u20131375 (November 2004)","DOI":"10.1109\/TC.2004.104"},{"key":"5_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"275","DOI":"10.1007\/3-540-44687-7_29","volume-title":"Field-Programmable Logic and Applications","author":"S. Vassiliadis","year":"2001","unstructured":"Vassiliadis, S., Wong, S., Cotofana, S.D.: The Molen \u03c1\u03bc-coded Processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, pp. 275\u2013285. Springer, Heidelberg (2001)"},{"key":"5_CR6","unstructured":"Wee, C.M., Sutton, P.R., Bergmann, N.W.: An FPGA network architecture for accelerating 3DES \u2013CBC. In: International Conference on Field Programmable Logic and Applications, pp. 654\u2013657 (August 2005)"},{"key":"5_CR7","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1145\/611817.611879","volume-title":"FPGA 2003: Proceedings of the 2003 ACM\/SIGDA eleventh international symposium on Field programmable gate arrays","author":"G. Rouvroy","year":"2003","unstructured":"Rouvroy, G., Standaert, F.-X., Quisquater, J.-J., Legat, J.-D.: Design strategies and modified descriptions to optimize cipher FPGA implementations: fast and compact results for DES and triple-DES. In: FPGA 2003: Proceedings of the 2003 ACM\/SIGDA eleventh international symposium on Field programmable gate arrays, pp. 247\u2013247. ACM Press, New York (2003)"},{"key":"5_CR8","unstructured":"CAST, DES Cryptoprocessor Core \u2013 XILINX FPGA Results, \n                    \n                      http:\/\/www.cast-inc.com\/\n                    \n                    \n                  (2007)"},{"key":"5_CR9","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Introduction to differential power analysis and related attacks, \n                    \n                      http:\/\/www.cryptography.com\/dpa\/technical\n                    \n                    \n                  (1998)"},{"key":"5_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1007\/978-3-540-39887-5_15","volume-title":"Fast Software Encryption","author":"M.-L. Akkar","year":"2003","unstructured":"Akkar, M.-L., Goubin, L.: A generic protection against high-order differential power analysis. In: Johansson, T. (ed.) FSE 2003. LNCS, vol.\u00a02887, pp. 192\u2013205. Springer, Heidelberg (2003)"},{"key":"5_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1007\/3-540-48059-5_15","volume-title":"Cryptographic Hardware and Embedded Systems","author":"L. Goubin","year":"1999","unstructured":"Goubin, L., Patarin, J.: DES and differential power analysis (the \u201dduplication\u201d method). In: Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 1999. LNCS, vol.\u00a01717, pp. 158\u2013172. Springer, Heidelberg (1999)"},{"key":"5_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1007\/3-540-44709-1_26","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"M.-L. Akkar","year":"2001","unstructured":"Akkar, M.-L., Giraud, C.: An implementation of DES and AES, secure against some attacks. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 309\u2013318. Springer, Heidelberg (2001)"},{"key":"5_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1007\/3-540-45439-X_15","volume-title":"Information Security","author":"P. Chodowiec","year":"2001","unstructured":"Chodowiec, P., Gaj, K., Bellows, P., Schott, B.: Experimental testing of the gigabit IPSec-compliant implementations of rijndael and triple DES using SLAAC-1V FPGA accelerator board. In: Davida, G.I., Frankel, Y. (eds.) ISC 2001. LNCS, vol.\u00a02200, pp. 220\u2013234. Springer, Heidelberg (2001)"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77560-7_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T11:11:39Z","timestamp":1558264299000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77560-7_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540775591","9783540775607"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77560-7_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}