{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T06:56:38Z","timestamp":1761807398433,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540775591"},{"type":"electronic","value":"9783540775607"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-77560-7_6","type":"book-chapter","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T06:13:02Z","timestamp":1200550382000},"page":"66-81","source":"Crossref","is-referenced-by-count":34,"title":["Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array"],"prefix":"10.1007","author":[{"given":"Frank","family":"Bouwens","sequence":"first","affiliation":[]},{"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[]},{"given":"Bjorn","family":"De Sutter","sequence":"additional","affiliation":[]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In: IMEC 2003, Kapeldreef 75, B-3001, Leuven, Belgium (DATE 2004)","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"6_CR2","unstructured":"KressArray, http:\/\/kressarray.de"},{"key":"6_CR3","unstructured":"SiliconHive, http:\/\/www.silicon-hive.com"},{"key":"6_CR4","unstructured":"PACT XPP Technologies, http:\/\/www.pactxpp.com"},{"key":"6_CR5","first-page":"465","volume-title":"University of California (US) and Federal University of Rio de Janeiro (Brazil)","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M.-H., Lu, G., Kurdahi, F.J., Bagherzadeh, N.: MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. In: University of California (US) and Federal University of Rio de Janeiro (Brazil), pp. 465\u2013481. IEEE Transactions on Computers, Los Alamitos (2000)"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Hartenstein, R.: A Decade of Reconfigurable Computing: A Visionary Retrospective, CS Dept (Informatik), University of Kaiserlautern, Germany, March 2001, Design, Automation and Test in Europe, 2001. Conference and Exhibition pp. 642\u2013649 (2001)","DOI":"10.1109\/DATE.2001.915091"},{"key":"6_CR7","unstructured":"Lambrechts, A., Raghavan, P., Jayapala, M.: Energy-Aware Interconnect-Exploration of Coarse Grained Reconfigurable Processors. In: WASP. 4th Workshop on Application Specific Processors (September 2005)"},{"key":"6_CR8","series-title":"Lecture Notes in Computer Science","first-page":"1","volume-title":"ARC 2007","author":"F. Bouwens","year":"2007","unstructured":"Bouwens, F., Berekovic, M., Kanstein, A., Gaydadjiev, G.: Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARC 2007. LNCS, vol.\u00a04419, pp. 1\u201313. Springer, Heidelberg (2007)"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Kwok, Z., Wilton, S.J.E.: Register File Architecture Optimization in a Coarse-Grained Reconfigurable Architecture. In: FCCM 2005. Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, vol.\u00a000, University of British Columbia (2005)","DOI":"10.1109\/FCCM.2005.58"},{"key":"6_CR10","unstructured":"http:\/\/www-sop.inria.fr\/esterel.org\/"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Mei, B., Lambrechts, A., Mignolet, J.-Y., Verkerst, D., Lauwereins, R.: Architecture Exploration for a Reconfigurable Architecture Template. In: IEEE Design & Test of Computers, pp. 90\u2013101. IMEC and Katholieke Universiteit Leuven (March 2005)","DOI":"10.1109\/MDT.2005.27"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"M\u00fcnch, M., Wurth, B., Mehra, R., Sproch, J., Wehn, N.: Automating RT-Level Operand Isolation to Minimize Power Consumption in Datapaths. In: Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000, pp. 624\u2013631 (2000)","DOI":"10.1145\/343647.343873"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77560-7_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,25]],"date-time":"2025-01-25T20:48:25Z","timestamp":1737838105000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77560-7_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540775591","9783540775607"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77560-7_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}