{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:55:31Z","timestamp":1725501331172},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540775591"},{"type":"electronic","value":"9783540775607"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77560-7_9","type":"book-chapter","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T06:13:02Z","timestamp":1200550382000},"page":"114-129","source":"Crossref","is-referenced-by-count":3,"title":["Studying Compiler Optimizations on Superscalar Processors Through Interval Analysis"],"prefix":"10.1007","author":[{"given":"Stijn","family":"Eyerman","sequence":"first","affiliation":[]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[]},{"given":"James E.","family":"Smith","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Eyerman, S., Eeckhout, L., Karkhanis, T., Smith, J.E.: A performance counter architecture for computing accurate CPI components. In: ASPLOS, pp. 175\u2013184 (2006)","key":"9_CR1","DOI":"10.1145\/1168857.1168880"},{"doi-asserted-by":"crossref","unstructured":"Eyerman, S., Smith, J.E., Eeckhout, L.: Characterizing the branch misprediction penalty. In: ISPASS, pp. 48\u201358 (2006)","key":"9_CR2","DOI":"10.1109\/ISPASS.2006.1620789"},{"doi-asserted-by":"crossref","unstructured":"Karkhanis, T.S., Smith, J.E.: A first-order superscalar processor model. In: ISCA, pp. 338\u2013349 (2004)","key":"9_CR3","DOI":"10.1109\/ISCA.2004.1310786"},{"doi-asserted-by":"crossref","unstructured":"Taha, T.M., Wills, D.S.: An instruction throughput model of superscalar processors. In: RSP, pp. 156\u2013163 (2003)","key":"9_CR4","DOI":"10.1109\/IWRSP.2003.1207043"},{"key":"9_CR5","series-title":"Lecture Notes in Computer Science","first-page":"2","volume-title":"Parallel Computing Technologies","author":"P. Michaud","year":"1999","unstructured":"Michaud, P., Seznec, A., Jourdan, S.: Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors. In: Malyshkin, V. (ed.) Parallel Computing Technologies. LNCS, vol.\u00a01662, pp. 2\u201310. Springer, Heidelberg (1999)"},{"key":"9_CR6","doi-asserted-by":"publisher","first-page":"1405","DOI":"10.1109\/T-C.1972.223514","volume":"C-21","author":"E.M. Riseman","year":"1972","unstructured":"Riseman, E.M., Foster, C.C.: The inhibition of potential parallelism by conditional jumps. IEEE Transactions on Computers\u00a0C-21, 1405\u20131411 (1972)","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"crossref","unstructured":"Wall, D.W.: Limits of instruction-level parallelism. In: ASPLOS, pp. 176\u2013188 (1991)","key":"9_CR7","DOI":"10.1145\/106972.106991"},{"doi-asserted-by":"crossref","unstructured":"Chou, Y., Fahs, B., Abraham, S.: Microarchitecture optimizations for exploiting memory-level parallelism. In: ISCA, pp. 76\u201387 (2004)","key":"9_CR8","DOI":"10.1145\/1028176.1006708"},{"key":"9_CR9","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/L-CA.2002.5","volume":"1","author":"A.J. KleinOsowski","year":"2002","unstructured":"KleinOsowski, A.J., Lilja, D.J.: MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research. Computer Architecture Letters\u00a01, 10\u201313 (2002)","journal-title":"Computer Architecture Letters"},{"doi-asserted-by":"crossref","unstructured":"Burger, D.C., Austin, T.M.: The SimpleScalar Tool Set. Computer Architecture News (1997), See also http:\/\/www.simplescalar.com","key":"9_CR10","DOI":"10.1145\/268806.268810"},{"key":"9_CR11","series-title":"Lecture Notes in Computer Science","first-page":"78","volume-title":"Parallel Computing Technologies","author":"M.G. Valluri","year":"1999","unstructured":"Valluri, M.G., Govindarajan, R.: Evaluating register allocation and instruction scheduling techniques in out-of-order issue processors. In: Malyshkin, V. (ed.) Parallel Computing Technologies. LNCS, vol.\u00a01662, pp. 78\u201383. Springer, Heidelberg (1999)"},{"key":"9_CR12","series-title":"Lecture Notes in Computer Science","first-page":"78","volume-title":"Parallel Computing Technologies","author":"R. Silvera","year":"1997","unstructured":"Silvera, R., Wang, J., Gao, G.R., Govindarajan, R.: A register pressure sensitive instruction scheduler for dynamic issue processors. In: Malyshkin, V. (ed.) Parallel Computing Technologies. LNCS, vol.\u00a01277, pp. 78\u201389. Springer, Heidelberg (1997)"},{"doi-asserted-by":"crossref","unstructured":"Pai, V.S., Adve, S.V.: Code transformations to improve memory parallelism. In: MICRO, pp. 147\u2013155 (1999)","key":"9_CR13","DOI":"10.1109\/MICRO.1999.809452"},{"doi-asserted-by":"crossref","unstructured":"Holler, A.M.: Optimization for a superscalar out-of-order machine. In: MICRO, pp. 336\u2013348 (1996)","key":"9_CR14","DOI":"10.1109\/MICRO.1996.566473"},{"key":"9_CR15","first-page":"1","volume":"3","author":"R. Cohn","year":"2000","unstructured":"Cohn, R., Lowney, P.G.: Design and analysis of profile-based optimization in Compaq\u2019s compilation tools for Alpha. Journal of Instruction-Level Paralellism\u00a03, 1\u201325 (2000)","journal-title":"Journal of Instruction-Level Paralellism"},{"doi-asserted-by":"crossref","unstructured":"Vaswani, K., Thazhuthaveetil, M.J., Srikant, Y.N., Joseph, P.J.: Microarchitecture sensitive empirical models for compiler optimizations. In: CGO, pp. 131\u2013143 (2007)","key":"9_CR16","DOI":"10.1109\/CGO.2007.25"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77560-7_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:44:30Z","timestamp":1619520270000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77560-7_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540775591","9783540775607"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77560-7_9","relation":{},"subject":[]}}