{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,10]],"date-time":"2026-11-10T23:25:16Z","timestamp":1794353116341,"version":"4.9.0"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540777038","type":"print"},{"value":"9783540777045","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77704-5_1","type":"book-chapter","created":{"date-parts":[[2008,1,18]],"date-time":"2008-01-18T20:28:36Z","timestamp":1200688116000},"page":"1-16","source":"Crossref","is-referenced-by-count":1,"title":["Multiple Stream Prediction"],"prefix":"10.1007","author":[{"given":"Oliverio J.","family":"Santana","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, V., Hrishikesh, M.S., Keckler, S.W., Burger, D.: Clock rate versus IPC: The end of the road for conventional microarchitectures. In: 27th Intl. Symp. on Computer Architecture (2000)","DOI":"10.1145\/339647.339691"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Falc\u00f3n, A., Santana, O.J., Ramirez, A., Valero, M.: Tolerating branch predictor latency on SMT. In: 5th Intl. Symp. on High Performance Computing (2003)","DOI":"10.1007\/978-3-540-39707-6_7"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Gwennap, L.: Digital 21264 sets new standard. Microprocessor Report\u00a010(14) (1996)","DOI":"10.7748\/ns.10.16.14.s24"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Hrishikesh, M.S., Jouppi, N.P., Farkas, K.I., Burger, D., Keckler, S.W., Shivakumar, P.: The optimal useful logic depth per pipeline stage is 6-8 fo4. In: 29th Intl. Symp. on Computer Architecture (2002)","DOI":"10.1145\/545214.545218"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Jacobson, Q., Rotenberg, E., Smith, J.E.: Path-based next trace prediction. In: 30th Intl. Symp. on Microarchitecture (1997)","DOI":"10.1109\/MICRO.1997.645793"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Jimenez, D.A.: Reconsidering complex branch predictors. In: 9th Intl. Conf. on High Performance Computer Architecture (2003)","DOI":"10.1109\/HPCA.2003.1183523"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Jimenez, D.A., Keckler, S.W., Lin, C.: The impact of delay on the design of branch predictors. In: 33rd Intl. Symp. on Microarchitecture (2000)","DOI":"10.1145\/360128.360137"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Jimenez, D.A., Lin, C.: Dynamic branch prediction with perceptrons. In: 7th Intl. Conf. on High Performance Computer Architecture (2001)","DOI":"10.1109\/HPCA.2001.903263"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Kaeli, D., Emma, P.: Branch history table prediction of moving target branches due to subroutine returns. In: 18th Intl. Symp. on Computer Architecture (1991)","DOI":"10.1145\/115952.115957"},{"key":"1_CR10","unstructured":"Ramirez, A., Larriba-Pey, J.L., Valero, M.: Trace cache redundancy: red & blue traces. In: 6th Intl. Conf. on High Performance Computer Architecture (2000)"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Ramirez, A., Santana, O.J., Larriba-Pey, J.L., Valero, M.: Fetching instruction streams. In: 35th Intl. Symp. on Microarchitecture (2002)","DOI":"10.1109\/MICRO.2002.1176264"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Reinman, G., Austin, T., Calder, B.: A scalable front-end architecture for fast instruction delivery. In: 26th Intl. Symp. on Computer Architecture (1999)","DOI":"10.1109\/ISCA.1999.765954"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Rosner, R., Mendelson, A., Ronen, R.: Filtering techniques to improve trace cache efficiency. In: 10th Intl. Conf. on Parallel Architectures and Compilation Techniques (2001)","DOI":"10.1109\/PACT.2001.953286"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Rotenberg, E., Bennett, S., Smith, J.E.: A trace cache microarchitecture and evaluation. IEEE Transactions on Computers\u00a048(2) (1999)","DOI":"10.1109\/12.752652"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Santana, O.J., Falc\u00f3n, A., Fern\u00e1ndez, E., Medina, P., Ramirez, A., Valero, M.: A comprehensive analysis of indirect branch prediction. In: 4th Intl. Symp. on High Performance Computing (2002)","DOI":"10.1007\/3-540-47847-7_13"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Santana, O.J., Ramirez, A., Larriba-Pey, J.L., Valero, M.: A low-complexity fetch architecture for high-performance superscalar processors. ACM Transactions on Architecture and Code Optimization\u00a01(2) (2004)","DOI":"10.1145\/1011528.1011532"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Santana, O.J., Ramirez, A., Valero, M.: Latency tolerant branch predictors. In: Intl. Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (2003)","DOI":"10.1109\/IWIA.2003.1262780"},{"key":"1_CR18","unstructured":"Santana, O.J., Ramirez, A., Valero, M.: Techniques for enlarging instruction streams. Technical Report UPC-DAC-RR-2005-11, Departament d\u2019Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya (2005)"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Seznec, A., Felix, S., Krishnan, V., Sazeides, Y.: Design tradeoffs for the Alpha EV8 conditional branch predictor. In: 29th Intl. Symp. on Computer Architecture (2002)","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"1_CR20","doi-asserted-by":"crossref","unstructured":"Seznec, A., Fraboulet, A.: Effective ahead pipelining of instruction block address generation. In: 30th Intl. Symp. on Computer Architecture (2003)","DOI":"10.1145\/859618.859646"},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Calder, B.: Basic block distribution analysis to find periodic behavior and simulation points in applications. In: 10th Intl. Conf. on Parallel Architectures and Compilation Techniques (2001)","DOI":"10.1109\/PACT.2001.953283"},{"key":"1_CR22","unstructured":"Shivakumar, P., Jouppi, N.P.: CACTI 3.0: an integrated cache timing, power and area model. Technical Report 2001\/2, Western Research Laboratory (2001)"}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77704-5_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:49:19Z","timestamp":1619506159000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77704-5_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540777038","9783540777045"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77704-5_1","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/978-3-540-77704-5","asserted-by":"object"}]},"subject":[]}}