{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:53:52Z","timestamp":1725501232272},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540777038"},{"type":"electronic","value":"9783540777045"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77704-5_43","type":"book-chapter","created":{"date-parts":[[2008,1,19]],"date-time":"2008-01-19T01:28:36Z","timestamp":1200706116000},"page":"452-465","source":"Crossref","is-referenced-by-count":0,"title":["Energy-Efficient Embedded System Design at 90nm and Below \u2013 A System-Level Perspective \u2013"],"prefix":"10.1007","author":[{"given":"Tohru","family":"Ishihara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"43_CR1","doi-asserted-by":"crossref","unstructured":"Lee, D., Ishihara, T., Muroyama, M., Yasuura, H., Fallah, F.: An Energy Characterization Framework for Software-Based Embedded Systems. In: ESTIMedia 2006. Proc. of IEEE workshop on Embedded Systems for Real-Time Multimedia, pp. 59\u201364 (October 2006)","DOI":"10.1109\/ESTMED.2006.321275"},{"key":"43_CR2","unstructured":"The Micron System Power Calculator, \n                      \n                        http:\/\/www.micron.com\/support\/designsupport\/tools\/powercalc\/powercalc.aspx"},{"key":"43_CR3","volume-title":"Fundamentals of Modern VLSI Devices","author":"Y. Taur","year":"1998","unstructured":"Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University Press, Cambridge (1998)"},{"key":"43_CR4","doi-asserted-by":"crossref","unstructured":"Goudarzi, M., Ishihara, T., Yasuura, H.: A Software Technique to Improve Yield of Processor Chips in Presence of Ultra-Leaky SRAM Cells Caused by Process Variation. In: ASPDAC 2007. Proc. of Asia and South Pacific Design Automation Conference, pp. 878\u2013883 (January 2007)","DOI":"10.1109\/ASPDAC.2007.358100"},{"key":"43_CR5","doi-asserted-by":"crossref","unstructured":"Ishihara, T., Fallah, F.: A Non-Uniform Cache Architecture for Low Power System Design. In: ISLPED 2005. Proc. of International Symposium on Low Power Electronics and Design, pp. 363\u2013368 (August 2005)","DOI":"10.1145\/1077603.1077690"},{"key":"43_CR6","doi-asserted-by":"crossref","unstructured":"Ishihara, T., Fallah, F.: A Cache-Defect-Aware Code Placement Algorithm for Improving the Performance of Processors. In: ICCAD 2005. Proc. of International Conference on Computer Aided Design, pp. 995\u20131001 (November 2005)","DOI":"10.1109\/ICCAD.2005.1560207"}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77704-5_43.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:49:37Z","timestamp":1619520577000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77704-5_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540777038","9783540777045"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77704-5_43","relation":{},"subject":[]}}