{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:54:22Z","timestamp":1725501262364},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540777038"},{"type":"electronic","value":"9783540777045"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77704-5_44","type":"book-chapter","created":{"date-parts":[[2008,1,18]],"date-time":"2008-01-18T20:28:36Z","timestamp":1200688116000},"page":"466-479","source":"Crossref","is-referenced-by-count":2,"title":["Empirical Study for Optimization of Power-Performance with On-Chip Memory"],"prefix":"10.1007","author":[{"given":"Chikafumi","family":"Takahashi","sequence":"first","affiliation":[]},{"given":"Mitsuhisa","family":"Sato","sequence":"additional","affiliation":[]},{"given":"Daisuke","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"Taisuke","family":"Boku","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Masaaki","family":"Kondo","sequence":"additional","affiliation":[]},{"given":"Motonobu","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"44_CR1","doi-asserted-by":"crossref","unstructured":"Kondo, M., et al.: SCIMA: Software controlled integrated memory architecture for high performance computing. In: Proc. ICCD 2000, pp. 105\u2013111 (2000)","DOI":"10.1109\/ICCD.2000.878275"},{"key":"44_CR2","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1145\/571666.571670","volume":"30","author":"M. Kondo","year":"2002","unstructured":"Kondo, M., et al.: Software-controlled on-chip memory for high-performance and low-power computing. ACM SIGARCH Computer Architecture News\u00a030, 7\u20138 (2002)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"44_CR3","doi-asserted-by":"crossref","unstructured":"Sunaga, T., et al.: A processor in memory chip for massively parallel embedded applications. IEEE J. of Solid State Circuits, 1556\u20131559 (October 1996)","DOI":"10.1109\/4.540068"},{"key":"44_CR4","doi-asserted-by":"crossref","unstructured":"Draper, J.T., et al.: The architecture of the DIVA processing-in-memory chip. In: Proc. ICS 2002, pp. 14\u201325 (2002)","DOI":"10.1145\/514191.514197"},{"issue":"2","key":"44_CR5","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/40.592312","volume":"17","author":"D. Patterson","year":"1997","unstructured":"Patterson, D., et al.: A Case for Intelligent RAM: IRAM. IEEE Micro\u00a017(2), 34\u201344 (1997)","journal-title":"IEEE Micro"},{"key":"44_CR6","doi-asserted-by":"crossref","unstructured":"Almasi, G., et al.: Unlocking the performance of the bluegene\/l supercomputer. In: Proc. SC 2004, vol.\u00a057 (2004)","DOI":"10.1109\/SC.2004.63"},{"key":"44_CR7","unstructured":"Renesas: SuperH RISC engine SH-4 Programming Manual, 5th edn. (2001)"},{"key":"44_CR8","unstructured":"Diefendorff, K.: Sony\u2019s emotionally charged chip. Microprocessor Report\u00a013(5) (April 1999)"},{"key":"44_CR9","unstructured":"Turley, J.: Strongarm speed to triple. Microprocessor Report\u00a013(6) (May 1999)"},{"key":"44_CR10","first-page":"550","volume":"4","author":"M. Kondo","year":"2002","unstructured":"Kondo, M., et al.: Reducing Memory System Energy by Software-Controlled On-Chip Memory. IEICE Trans. on Electronics\u00a0(E86-C)4, 550\u2013588 (2002)","journal-title":"IEICE Trans. on Electronics"},{"key":"44_CR11","doi-asserted-by":"crossref","unstructured":"Fujita, M., et al.: Data Movement Optimization for Software-Controlled On-Chip Memory. In: INTERACT-8. Workshop on Interaction between Compiler and Architecture (2004)","DOI":"10.1109\/INTERA.2004.1299516"},{"key":"44_CR12","doi-asserted-by":"crossref","unstructured":"Lam, M., et al.: The cache performance and optimizations of blocked algorithms. In: Proc. ASPLOS-IV, pp. 63\u201374 (1991)","DOI":"10.1145\/106972.106981"},{"key":"44_CR13","unstructured":"Bailey, D.: et\u00a0al.: The NAS parallel benchmarks 2.0. In: NASA Ames Research Center Report. NAS-05-020 (1995)"},{"key":"44_CR14","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1016\/S0010-4655(02)00818-4","volume":"152","author":"D. Takahashi","year":"2003","unstructured":"Takahashi, D.: Efficient implementation of parallel three-dimensional FFT on clusters of PCs. Computer Physics Communications\u00a0152, 144\u2013150 (2003)","journal-title":"Computer Physics Communications"}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77704-5_44.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:49:37Z","timestamp":1619506177000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77704-5_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540777038","9783540777045"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77704-5_44","relation":{},"subject":[]}}