{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:54:15Z","timestamp":1725501255986},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540777038"},{"type":"electronic","value":"9783540777045"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77704-5_45","type":"book-chapter","created":{"date-parts":[[2008,1,18]],"date-time":"2008-01-18T20:28:36Z","timestamp":1200688116000},"page":"480-493","source":"Crossref","is-referenced-by-count":1,"title":["Performance Evaluation of Compiler Controlled Power Saving Scheme"],"prefix":"10.1007","author":[{"given":"Jun","family":"Shirako","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Munehiro","family":"Yoshida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoto","family":"Oshiyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasutaka","family":"Wada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirofumi","family":"Nakano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Shikano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keiji","family":"Kimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hironori","family":"Kasahara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"45_CR1","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/40.865863","volume":"20","author":"A. Suga","year":"2000","unstructured":"Suga, A., Matsunami, K.: Introducing the FR 500 embedded microprocessor. IEEE MICRO\u00a020, 21\u201327 (2000)","journal-title":"IEEE MICRO"},{"key":"45_CR2","doi-asserted-by":"crossref","unstructured":"Cornish, J.: Balanced energy optimization. In: International Symposium on Low Power Electronics and Design (2004)","DOI":"10.1145\/1013235.1013237"},{"key":"45_CR3","doi-asserted-by":"crossref","unstructured":"Pham, D., et al.: The design and implementation of a first-generation CELL processor. In: Proceeding of the IEEE International Solid-State Circuits Conference. (2005)","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"45_CR4","unstructured":"Intel Multi core. http:\/\/www.intel.com\/multi-core\/"},{"issue":"2","key":"45_CR5","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"R. Kalla","year":"2004","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.: IBM Power5 chip: a dual-core multithreaded processor. IEEE Micro\u00a024(2), 40\u201347 (2004)","journal-title":"IEEE Micro"},{"key":"45_CR6","volume-title":"High Performance Compilers for Parallel Computing","author":"M. Wolfe","year":"1996","unstructured":"Wolfe, M.: High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, Reading (1996)"},{"key":"45_CR7","doi-asserted-by":"crossref","unstructured":"Eigenmann, R., Hoeflinger, J., Padua, D.: On the automatic parallelization of the perfect benchmarks. IEEE Trans. on parallel and distributed systems\u00a09(1) (January 1998)","DOI":"10.1109\/71.655238"},{"key":"45_CR8","doi-asserted-by":"crossref","unstructured":"Hall, M.W., Anderson, J.M., Amarasinghe, S.P., Murphy, B.R., Liao, S., Bugnion, E., Lam, M.S.: Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer (1996)","DOI":"10.1109\/2.546613"},{"key":"45_CR9","unstructured":"Gonzalez, M., Martorell, X., Oliver, J., Ayguade, E., Labarta, J.: Code generation and run-time support for multi-level parallelism exploitation. In: Proc. of the 8th International Workshop on Compilers for Parallel Computing (January 2000)"},{"issue":"12","key":"45_CR10","first-page":"951","volume":"J73-D-1","author":"H. Honda","year":"1990","unstructured":"Honda, H., Iwata, M., Kasahara, H.: Coarse grain parallelism detection scheme of a fortran program. Trans. of IEICE\u00a0J73-D-1(12), 951\u2013960 (1990)","journal-title":"Trans. of IEICE"},{"key":"45_CR11","unstructured":"Kasahara, H., et al.: A multi-grain parallelizing compilation scheme on OSCAR. In: Proc. 4th Workshop on Language and Compilers for Parallel Computing (1991)"},{"key":"45_CR12","unstructured":"Kasahara, H.: Advanced automatic parallelizing compiler technology. IPSJ MAGANIE\u00a0 (April 2003)"},{"key":"45_CR13","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H., et al.: Dynamically tuning processor resources with adaptive processing. IEEE Computer (December 2003)","DOI":"10.1109\/MC.2003.1250883"},{"key":"45_CR14","doi-asserted-by":"crossref","unstructured":"Wu, Q., Juang, P., Martonosi, M., Clark, D.W.: Formal online methods for voltage\/frequency control in multiple clock domain microprocessors. In: Eleventh International Conference on Architectural Support for Programming Languages and Operating Systems (October 2004)","DOI":"10.1145\/1024393.1024423"},{"key":"45_CR15","series-title":"Lecture Notes in Computer Science","volume-title":"LCPC2005","author":"J. Shirako","year":"2006","unstructured":"Shirako, J., Oshiyama, N., Wada, Y., Shikano, H., Kimura, K., Kasahara, H.: Compiler control power saving scheme for multi core processors. In: Ayguad\u00e9, E., Baumgartner, G., Ramanujam, J., Sadayappan, P. (eds.) LCPC 2005. LNCS, vol.\u00a04339, Springer, Heidelberg (2006)"},{"key":"45_CR16","unstructured":"Shirako, J., Oshiyama, N., Wada, Y., Shikano, H., Kimura, K., Kasahara, H.: Parallelizing compilation scheme for reduction of power consumption of chip multiprocessors. In: CPC. Proc. of 12th International Workshop on Compilers for Parallel Computers (January 2006)"},{"key":"45_CR17","unstructured":"Obata, M., Shirako, J., Kaminaga, H., Ishizaka, K., Kasahara, H.: Hierarchical parallelism control for multigrain parallel processing. In: Proc. of 15th International Workshop on Languages and Compilers for Parallel Computing (August 2002)"},{"key":"45_CR18","unstructured":"Shirako, J., Nagasawa, K., Ishizaka, K., Obata, M., Kasahara, H.: Selective inline expansion for improvement of multi grain parallelism. In: PDCN 2004 (February 2004)"},{"key":"45_CR19","unstructured":"Kasahara, H., Honda, H., Iwata, M., Hirota, M.: A compilation scheme for macro-dataflow computation on hierarchical multiprocessor system. In: Proc. Int Conf. on Parallel Processing (1990)"},{"key":"45_CR20","unstructured":"Kasahara, H., Narita, S., Hashimoto, S.: Architecture of OSCAR. Trans of IEICE\u00a0J71-D(8) (August 1988)"},{"key":"45_CR21","unstructured":"Kasahara, H., Honda, H., Narita, S.: Parallel processing of near fine grain tasks using static scheduling on OSCAR. In: Proceedings of Supercomputing 1990 (November 1990)"},{"key":"45_CR22","unstructured":"Kimura, K., Ogata, W., Okamoto, M., Kasahara, H.: Near fine grain parallel processing on single chip multiprocessors. Trans. of IPSJ\u00a040(5) (May 1999)"},{"key":"45_CR23","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. of the 27th ISCA (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"45_CR24","doi-asserted-by":"crossref","unstructured":"Kawaguchi, H., Shin, Y., Sakurai, T.: uITRON-LP: Power-conscious real-time os based on cooperative voltage scaling for multimedia applications. IEEE Transactions on multimedia (February 2005)","DOI":"10.1109\/TMM.2004.840592"},{"key":"45_CR25","doi-asserted-by":"crossref","unstructured":"Kodaka, T., Nakano, H., Kimura, K., Kasahara, H.: Parallel processing using data localization for MPEG2 encoding on OSCAR chip multiprocessor. In: Proc. of International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (January 2004)","DOI":"10.1109\/IWIA.2004.10021"},{"key":"45_CR26","doi-asserted-by":"crossref","unstructured":"Ishizaka, K., Miyamoto, T., Shirako, M.o.J., kimura, K., Kasahara, H.: Performance of OSCAR multigrain parallelizing compiler on SMP servers. In: Proc. of 17th International Workshop on Languages and Compilers for Parallel Computing (September 2004)","DOI":"10.1007\/11532378_23"}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77704-5_45.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:49:38Z","timestamp":1619506178000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77704-5_45"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540777038","9783540777045"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77704-5_45","relation":{},"subject":[]}}