{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,27]],"date-time":"2025-01-27T05:33:38Z","timestamp":1737956018605,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540779643"},{"type":"electronic","value":"9783540779667"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77966-7_11","type":"book-chapter","created":{"date-parts":[[2008,2,1]],"date-time":"2008-02-01T08:59:24Z","timestamp":1201856364000},"page":"104-119","source":"Crossref","is-referenced-by-count":4,"title":["Using Virtual Coverage to Hit Hard-To-Reach Events"],"prefix":"10.1007","author":[{"given":"Laurent","family":"Fournier","sequence":"first","affiliation":[]},{"given":"Avi","family":"Ziv","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"11_CR1","volume-title":"Writing Testbenches: Functional Verification of HDL Models","author":"J. Bergeron","year":"2000","unstructured":"Bergeron, J.: Writing Testbenches: Functional Verification of HDL Models. Kluwer Academic Publishers, Dordrecht (2000)"},{"key":"11_CR2","volume-title":"Comprehensive Functional Verification - The Complete Industry Cycle","author":"B. Wile","year":"2005","unstructured":"Wile, B., Goss, J.C., Roesner, W.: Comprehensive Functional Verification - The Complete Industry Cycle. Elsevier, Amsterdam (2005)"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Fournier, L., Arbetman, Y., Levinger, M.: Functional verification methodology for microprocessors using the Genesys test-program generator. In: Proceedings of the 1999 Design, Automation and Test in Europe Conference, pp. 434\u2013441 (1999)","DOI":"10.1145\/307418.307540"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Fine, S., Ziv, A.: Coverage directed test generation for functional verification using Bayesian networks. In: Proceedings of the 40th Design Automation Conference, pp. 286\u2013291 (2003)","DOI":"10.1145\/775832.775907"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Tasiran, S., Fallah, F., Chinnery, D.G., Weber, S.J., Keutzer, K.: A functional validation technique: biased-random simulation guided by observability-based coverage. In: Proceedings of the 2001 International Conference on Computer Design, pp. 82\u201388 (2001)","DOI":"10.1109\/ICCD.2001.955007"},{"issue":"6","key":"11_CR6","doi-asserted-by":"publisher","first-page":"1126","DOI":"10.1109\/TCAD.2006.884494","volume":"26","author":"I. Wagner","year":"2007","unstructured":"Wagner, I., Bertacco, V., Austin, T.: Microprocessor verification via feedback-adjusted Markov models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a026(6), 1126\u20131138 (2007)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Bose, M., Shin, J., Rudnick, E.M., Dukes, T., Abadir, M.: A genetic approach to automatic bias generation for biased random instruction generation. In: Proceedings of the 2001 Congress on Evolutionary Computation CEC2001, pp. 442\u2013448 (2001)","DOI":"10.1109\/CEC.2001.934425"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Hsiou-Wen, H., Eder, K.: Test directive generation for functional coverage closure using inductive logic programming. In: Proceedings of the High-Level Design Validation and Test Workshop, pp. 11\u201318 (2006)","DOI":"10.1109\/HLDVT.2006.320005"},{"key":"11_CR9","volume-title":"Functional Verification Coverage Measurement and Analysis","author":"A. Piziali","year":"2004","unstructured":"Piziali, A.: Functional Verification Coverage Measurement and Analysis. Springer, Heidelberg (2004)"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Yang, C.H., Dill, D.L.: Validation with guided search of the state space. In: Proceedings of the 35th Design Automation Conference, pp. 599\u2013604 (1998)","DOI":"10.1145\/277044.277201"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"Ur, S., Yadin, Y.: Micro-architecture coverage directed generation of test programs. In: Proceedings of the 36th Design Automation Conference, pp. 175\u2013180 (1999)","DOI":"10.1145\/309847.309909"},{"key":"11_CR12","volume-title":"Probabilistic Reasoning in Intelligent Systems: Netwrok of Plausible Inference","author":"J. Pearl","year":"1988","unstructured":"Pearl, J.: Probabilistic Reasoning in Intelligent Systems: Netwrok of Plausible Inference. Morgan Kaufmann, San Francisco (1988)"},{"key":"11_CR13","volume-title":"Quality by Experimental Design","author":"T. Barker","year":"1994","unstructured":"Barker, T.: Quality by Experimental Design. CRC, Boca Raton (1994)"},{"key":"11_CR14","doi-asserted-by":"crossref","DOI":"10.1002\/0471200611","volume-title":"Elements of Information Theory","author":"T.M. Cover","year":"1991","unstructured":"Cover, T.M., Thomas, J.A.: Elements of Information Theory. John Wiley, New York (1991)"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77966-7_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,26]],"date-time":"2025-01-26T15:06:28Z","timestamp":1737903988000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77966-7_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540779643","9783540779667"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77966-7_11","relation":{},"subject":[]}}