{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:15:38Z","timestamp":1725506138289},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540781523"},{"type":"electronic","value":"9783540781530"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-78153-0_12","type":"book-chapter","created":{"date-parts":[[2008,2,14]],"date-time":"2008-02-14T01:40:51Z","timestamp":1202953251000},"page":"144-158","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Routing Architecture for Field-Programmable Gate-Arrays"],"prefix":"10.1007","author":[{"given":"Alexander","family":"Danilin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martijn","family":"Bennebroek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergei","family":"Sawitzki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-4941-0","volume-title":"Design of Interconnection Networks for Programmable Logic","author":"G. Lemieux","year":"2004","unstructured":"Lemieux, G., Lewis, J.: Design of Interconnection Networks for Programmable Logic. Kluwer Academic Publishers, Dordrecht (2004)"},{"issue":"3","key":"12_CR2","doi-asserted-by":"publisher","first-page":"288","DOI":"10.1109\/TVLSI.2004.824300","volume":"12","author":"E. Ahmed","year":"2004","unstructured":"Ahmed, E., Rose, J.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a012(3), 288\u2013298 (2004)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Lemieux, G., et al.: Directional and single-driver wires in FPGA interconnect. In: Proceedings of the IEEE International Conference on Field-Programmable Technology, pp. 41\u201348 (2004)","DOI":"10.1109\/FPT.2004.1393249"},{"issue":"10","key":"12_CR4","doi-asserted-by":"publisher","first-page":"1038","DOI":"10.1109\/TVLSI.2004.827562","volume":"12","author":"A. DeHon","year":"2004","unstructured":"DeHon, A., Rubin, J.: Design of FPGA Interconnect for Multilevel Metallization. IEEE Transactions on VLSI systems\u00a012(10), 1038 (2004)","journal-title":"IEEE Transactions on VLSI systems"},{"key":"12_CR5","unstructured":"M2000 US6594810 patent: Reconfigurable Integrated Circuit with a Scalable Architecture"},{"key":"12_CR6","unstructured":"Leopard Logic, US6940308 patent: Interconnect Network for a Field Programmable Gate Array"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Danilin, A., Bennebroek, M.: Multiplexer-Based Routing Fabric for Reconfigurable Logic. In: Proceeding of the International Conference on Field Programmable Logic and Applications 2007, pp. 27\u201329 (August 2007)","DOI":"10.1109\/FPL.2007.4380690"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Danilin, A., Bennebroek, M., Sawitzki, S.: A novel toolset for the development of FPGA-like reconfigurable logic. In: Proceeding of the International Conference on Field Programmable Logic and Applications 2005, pp. 640\u2013643 (August 24\u201326, 2005)","DOI":"10.1109\/FPL.2005.1515803"},{"key":"12_CR9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"12_CR10","unstructured":"Bennebroek, M., Vranken, K., Danilin, A.: Stuck-At Fault Testing of FPGA Cores using Standard Test Pattern Generation Tools. In: Proceedings of the 11th IEEE European Test Symposium (2006)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2008"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-78153-0_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:59:43Z","timestamp":1619506783000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-78153-0_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540781523","9783540781530"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-78153-0_12","relation":{},"subject":[]}}