{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,29]],"date-time":"2025-01-29T05:44:07Z","timestamp":1738129447084,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540781523"},{"type":"electronic","value":"9783540781530"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-78153-0_19","type":"book-chapter","created":{"date-parts":[[2008,2,14]],"date-time":"2008-02-14T06:40:51Z","timestamp":1202971251000},"page":"247-260","source":"Crossref","is-referenced-by-count":11,"title":["A Generic Network Interface Architecture for a Networked Processor Array (NePA)"],"prefix":"10.1007","author":[{"given":"Seung Eun","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun Ho","family":"Bahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoon Seok","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proc. of the DAC 2001, pp. 684\u2013689 (2001)","DOI":"10.1109\/DAC.2001.935594"},{"key":"19_CR2","doi-asserted-by":"crossref","unstructured":"Tabrizi, N., et al.: Mars: A macro-pipelined reconfigurable system. In: Proc. CF 2004, pp. 343\u2013349 (2004)","DOI":"10.1145\/977091.977141"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Lee, S.E., Bagherzadeh, N.: Increasing the throughput of an adaptive router in network-on-chip (noc). In: Proc. of the CODES+ISSS 2006, pp. 82\u201387 (2006)","DOI":"10.1145\/1176254.1176276"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Lee, S.E., Bahn, J.H., Bagherzadeh, N.: Design of a feasible on-chip interconnection network for a chip multiprocessor (cmp). In: SBAC-PAD 2007: Proc. of the 19th International Symposium on Computer Architecture and High Performance Computing, pp. 211\u2013218 (2007)","DOI":"10.1109\/SBAC-PAD.2007.38"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Bhojwani, P., Mahapatra, R.: Interfacing cores with on-chip packet-switched networks. In: Proc. of the VLSID 2003, pp. 382\u2013387 (2003)","DOI":"10.1109\/ICVD.2003.1183166"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Bjerregaard, T., et al.: An ocp compliant network adapter for gals-based soc design using the mango network-on-chip. In: Proc. of the 2005 Int\u2019l Symposium on System-on-Chip, pp. 171\u2013174 (2005)","DOI":"10.1109\/ISSOC.2005.1595670"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Ost, L., et al.: Maia: A framework for networks on chip generation and verification. In: Proc. of the ASP-DAC 2005, pp. 49\u201352 (2005)","DOI":"10.1145\/1120725.1120741"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Stergiou, S., et al.: xpipes lite: A synthesis oriented design library for networks on chips. In: Proc. of the DATE 2005, pp. 1188\u20131193 (2005)","DOI":"10.1109\/DATE.2005.1"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"Bhojwani, P., Mahapatra, R.N.: Core network interface architecture and latency constrained on-chip communication. In: Proc. of the ISQED 2006, pp. 358\u2013363 (2006)","DOI":"10.1109\/ISQED.2006.41"},{"issue":"1","key":"19_CR10","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/TCAD.2004.839493","volume":"24","author":"A. Radulescu","year":"2005","unstructured":"Radulescu, A., et al.: An efficient on-chip ni offering guaranteed services, shared-memory abstraction, and flexible network configuration. IEEE Trans. Computer Aided Design of Integrated Circuits and systems\u00a024(1), 4\u201317 (2005)","journal-title":"IEEE Trans. Computer Aided Design of Integrated Circuits and systems"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Lyonnard, D., et al.: Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip. In: Proc. of the DAC 2001, pp. 518\u2013523 (2001)","DOI":"10.1145\/378239.379015"},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"Baghdadi, A., et al.: An efficient architecture model for systematic design ofapplication-specific multiprocessor soc. In: Proc. of the DATE 2001, pp. 55\u201362 (2001)","DOI":"10.1109\/DATE.2001.915001"},{"key":"19_CR13","unstructured":"ARM: Arm11 mpcore, http:\/\/www.arm.com"},{"key":"19_CR14","unstructured":"IBM: Ibm powerpc 405 embedded core, http:\/\/www.ibm.com"},{"key":"19_CR15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4469-2","volume-title":"Turbo codes: Principles and applications","author":"B. Vucetic","year":"2000","unstructured":"Vucetic, B., Yuan, J.: Turbo codes: Principles and applications. Kluwer Academic Publishers, Dordrecht (2000)"},{"key":"19_CR16","unstructured":"TurboConcept: High speed wimax convolutional turbo decoder, http:\/\/www.turboconcept.com"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2008"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-78153-0_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,28]],"date-time":"2025-01-28T15:39:17Z","timestamp":1738078757000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-78153-0_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540781523","9783540781530"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-78153-0_19","relation":{},"subject":[]}}