{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:03:21Z","timestamp":1743041001427,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540784722"},{"type":"electronic","value":"9783540784746"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-78474-6_6","type":"book-chapter","created":{"date-parts":[[2008,3,8]],"date-time":"2008-03-08T02:30:52Z","timestamp":1204943452000},"page":"28-37","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Adaptive L2 Cache for Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Domingo","family":"Ben\u00edtez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan C.","family":"Moure","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dolores I.","family":"Rexachs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emilio","family":"Luque","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"10","key":"6_CR1","doi-asserted-by":"publisher","first-page":"1243","DOI":"10.1109\/TC.2003.1234523","volume":"2","author":"R. Balasubramonian","year":"2003","unstructured":"Balasubramonian, R., Albonesi, D.H., Buyuktosunoglu, A., Dwarkadas, S.: A Dynamically Tunable Memory Hierarchy. IEEE Tran. Comp.\u00a02(10), 1243\u20131257 (2003)","journal-title":"IEEE Tran. Comp."},{"key":"6_CR2","first-page":"319","volume-title":"Proc. of the 37th MICRO","author":"B.M. Beckmann","year":"2004","unstructured":"Beckmann, B.M., Wood, D.A.: Managing wire delay in large chip-multiprocessor caches. In: Proc. of the 37th MICRO, pp. 319\u2013330. IEEE Computer Society, Los Alamitos (2004)"},{"key":"6_CR3","first-page":"83","volume-title":"Proc. of the 27th Int. Symp. Comp. Arch.","author":"D. Brooks","year":"2000","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In: Proc. of the 27th Int. Symp. Comp. Arch., pp. 83\u201394. IEEE Computer Society, Los Alamitos (2000)"},{"key":"6_CR4","unstructured":"CADENCE Design Systems, \n                    \n                      http:\/\/www.cadence.com"},{"key":"6_CR5","first-page":"264","volume-title":"Proceedings of the 33rd Int. Symp. Comp. Arch.","author":"J. Chang","year":"2006","unstructured":"Chang, J., Sohi, G.S.: Cooperative Caching for Chip Multiprocessors. In: Proceedings of the 33rd Int. Symp. Comp. Arch., pp. 264\u2013276. IEEE Computer Society, Los Alamitos (2006)"},{"key":"6_CR6","unstructured":"EUROPRACTICE, \n                    \n                      http:\/\/www.te.rl.ac.uk\/europractice_com\/"},{"key":"6_CR7","first-page":"31","volume-title":"Proc. of the 19th Intl. Conf. on Superc.","author":"J. Huh","year":"2005","unstructured":"Huh, J., Kim, C., Shafi, H., Zhang, L., Burger, D., Keckler, S.W.: A NUCA substrate for flexible CMP cache sharing. In: Proc. of the 19th Intl. Conf. on Superc., pp. 31\u201340. ACM Press, New York (2005)"},{"key":"6_CR8","first-page":"257","volume-title":"Proc. of the 18th Intl. Conf. on Superc.","author":"R. Iyer","year":"2004","unstructured":"Iyer, R.: CQoS: a framework for enabling QoS in shared caches of CMP platforms. In: Proc. of the 18th Intl. Conf. on Superc., pp. 257\u2013266. ACM Press, New York (2004)"},{"key":"6_CR9","first-page":"111","volume-title":"Proc. of the 13th Intl. Conf. on Paral. Arch. and Comp. Techn.","author":"S. Kim","year":"2004","unstructured":"Kim, S., Chandra, D., Solihin, Y.: Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In: Proc. of the 13th Intl. Conf. on Paral. Arch. and Comp. Techn., pp. 111\u2013122. IEEE Computer Society, Los Alamitos (2004)"},{"key":"6_CR10","first-page":"176","volume-title":"Proc. of the 10th Intl. Symp. High Perf. Comp. Arch.","author":"C. Liu","year":"2004","unstructured":"Liu, C., Sivasubramaniam, A., Kandemir, M.: Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs. In: Proc. of the 10th Intl. Symp. High Perf. Comp. Arch., p. 176. IEEE Computer Society, Los Alamitos (2004)"},{"key":"6_CR11","first-page":"302","volume-title":"Proc. of the 34th Int. Symp. Comp. Arch.","author":"F.J. Mesa-Martinez","year":"2007","unstructured":"Mesa-Martinez, F.J., Nayfach-Battilan, J., Renau, J.: Power Model Validation Through Thermal Measurements. In: Proc. of the 34th Int. Symp. Comp. Arch., pp. 302\u2013311. IEEE Computer Society, Los Alamitos (2007)"},{"key":"6_CR12","first-page":"346","volume-title":"Proc. of the 32th Int. Symp. Comp. Arch.","author":"E. Speight","year":"2005","unstructured":"Speight, E., Shafi, H., Zhang, L., Rajamony, R.: Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors. In: Proc. of the 32th Int. Symp. Comp. Arch., pp. 346\u2013356. IEEE Computer Society, Los Alamitos (2005)"},{"key":"6_CR13","unstructured":"SYNOPSIS, Inc., \n                    \n                      http:\/\/www.synopsis.com"},{"key":"6_CR14","unstructured":"Tarjan, D., Thoziyoor, S., Jouppi, N.P.: CACTI 4.0. HP Tech. Rep. Lab. HPL-2006-86 (2006)"},{"key":"6_CR15","unstructured":"UMC, \n                    \n                      http:\/\/www.umc.com"},{"key":"6_CR16","first-page":"136","volume-title":"Proc. of the 30th Int. Symp. Comp. Arch.","author":"C. Zhang","year":"2003","unstructured":"Zhang, C., Vahid, F., Najjar, W.: A Highly Configurable Cache Architecture for Embedded Systems. In: Proc. of the 30th Int. Symp. Comp. Arch., pp. 136\u2013146. IEEE Computer Society, Los Alamitos (2003)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2007 Workshops: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-78474-6_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T13:15:29Z","timestamp":1589894129000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-78474-6_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540784722","9783540784746"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-78474-6_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}