{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,11]],"date-time":"2026-11-11T00:47:26Z","timestamp":1794358046195,"version":"4.9.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540786092","type":"print"},{"value":"9783540786108","type":"electronic"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-78610-8_11","type":"book-chapter","created":{"date-parts":[[2008,8,28]],"date-time":"2008-08-28T10:38:28Z","timestamp":1219919908000},"page":"87-98","source":"Crossref","is-referenced-by-count":5,"title":["Physical Design of FPGA Interconnect to Prevent Information Leakage"],"prefix":"10.1007","author":[{"given":"Sumanta","family":"Chaudhuri","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sylvain","family":"Guilley","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philippe","family":"Hoogvorst","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Luc","family":"Danger","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taha","family":"Beyrouthy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alin","family":"Razafindraibe","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Laurent","family":"Fesquet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marc","family":"Renaudin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"11_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1007\/3-540-36400-5_4","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"D. Agrawal","year":"2003","unstructured":"Agrawal, D., Archambeault, B., Rao, J.R., Rohatgi, P.: The EM Side-Channel(s). In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 29\u201345. Springer, Heidelberg (2003)"},{"key":"11_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"11_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"K. Gandolfi","year":"2001","unstructured":"Gandolfi, K., Mourtel, C., Olivier, F.: Electromagnetic analysis: Concrete results. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, Springer, Heidelberg (2001)"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Guilley, S., Hoogvorst, P., Mathieu, Y., Pacalet, R., Provost, J.: CMOS Structures Suitable for Secured Hardware. In: Proceedings of DATE 2004, Paris, France, (February 2004), pp. 1414\u20131415 (2004)","DOI":"10.1109\/DATE.2004.1269113"},{"key":"11_CR5","series-title":"Lecture Notes in Computer Science","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P.C. Kocher","year":"1999","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, Springer, Heidelberg (1999)"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Moore, S., Anderson, R., Cunningham, P., Mullins, R., Taylor, G.: Improving Smart Card Security using Self-timed Circuits. In: Proceedings of ASYNC 2002, Manchester, United Kingdom (April 2002), pp. 211\u2013218 (2002)","DOI":"10.1109\/ASYNC.2002.1000311"},{"key":"11_CR7","unstructured":"NIST\/ITL\/CSD. Data Encryption Standard. FIPS PUB 46-3 (October 1999) http:\/\/csrc.nist.gov\/publications\/fips\/fips46-3\/fips46-3.pdf"},{"key":"11_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/11545262_13","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"T. Popp","year":"2005","unstructured":"Popp, T., Mangard, S.: Masked Dual-Rail Pre-charge Logic: DPA Resistance without the Routing Constraints. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 172\u2013186. Springer, Heidelberg (2005)"},{"key":"11_CR9","unstructured":"Razafindraibe, A., Robert, M., Maurine, P.: Asynchronous Dual Rail Cells to Secure Cryptosystems against Side Channel Attacks. In: Proc. of SAME 2005 forum, 8th edn., Sophia Antipolis, France, (October 6, 2005), http:\/\/www.same-conference.org\/same_2005"},{"key":"11_CR10","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1007\/978-3-540-30117-2_11","volume-title":"Field Programmable Logic and Applications","author":"F.-X. Standaert","year":"2004","unstructured":"Standaert, F.-X., \u00d6rs, S.B., Quisquater, J.-J., Preneel, B.: Power analysis attacks against FPGA implementations of the DES. In: Field Programmable Logic and Applications, London, UK, (August 2004), pp. 84\u201394. Springer-Verlag, Heidelberg (2004)"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"Chaudhuri, S., Danger, J.-L., Guilley, S.: Efficient Modeling and Floorplanning of Embedded-FPGA Fabric, FPL, Netherlands (August 2007), pp. 665\u2013669 (2007)","DOI":"10.1109\/FPL.2007.4380741"},{"key":"11_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1007\/11545262_28","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"S. Guilley","year":"2005","unstructured":"Guilley, S., Hoogvorst, P., Mathieu, Y., Pacalet, R.: The Backend Duplication Method. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 383\u2013397. Springer, Heidelberg (2005)"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Tiri, K.: Side-Channel Attack Pitfalls. In: 44th Design Automation Conference (DAC), San Diego, California, USA, (June 4 & 8, 2007), pp. 15\u201320 (2007)","DOI":"10.1109\/DAC.2007.375044"},{"key":"11_CR14","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: Proceedings of ESSCIRC 2002, pp. 403\u2013406 (September 2002)"},{"key":"11_CR15","unstructured":"Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: Proceedings of DATE 2004, pp. 246\u2013251 (February 2004)"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Place and Route for Secure Standard Cell Design. In: Proceedings of CARDIS 2004, pp. 143\u2013158 (August 2004)","DOI":"10.1007\/1-4020-8147-2_10"},{"key":"11_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"1052","DOI":"10.1007\/978-3-540-30117-2_125","volume-title":"Field Programmable Logic and Application","author":"K. Tiri","year":"2004","unstructured":"Tiri, K., Verbauwhede, I.: Secure Logic Synthesis. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol.\u00a03203, pp. 1052\u20131056. Springer, Heidelberg (2004)"},{"key":"11_CR18","first-page":"224","volume-title":"Proceedings of IWLS 2004","author":"K. Tiri","year":"2004","unstructured":"Tiri, K., Verbauwhede, I.: Synthesis of Secure FPGA Implementations. In: Proceedings of IWLS 2004, (June 2004) pp. 224\u2013231. Springer, Heidelberg (2004)"},{"key":"11_CR19","unstructured":"Wilton, S.J.: Architectures and Algorithms for Field-Programmble Gate Arrays with Embedded Memories. PhD thesis, University of Toronto (1997)"},{"issue":"3","key":"11_CR20","doi-asserted-by":"publisher","first-page":"534","DOI":"10.1145\/1015047.1015052","volume":"3","author":"T. Wollinger","year":"2004","unstructured":"Wollinger, T., Guajardo, J., Paar, C.: Security on FPGAs: State-of-the-art implementations and attacks. Transactions on Embedded Computing Systems\u00a03(3), 534\u2013574 (2004)","journal-title":"Transactions on Embedded Computing Systems"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-78610-8_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T13:31:45Z","timestamp":1738330305000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-78610-8_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540786092","9783540786108"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-78610-8_11","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/978-3-540-78610-8","asserted-by":"object"}]},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008]]}}}