{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:29:14Z","timestamp":1725517754644},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540786092"},{"type":"electronic","value":"9783540786108"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-78610-8_13","type":"book-chapter","created":{"date-parts":[[2008,8,28]],"date-time":"2008-08-28T10:38:28Z","timestamp":1219919908000},"page":"111-124","source":"Crossref","is-referenced-by-count":10,"title":["Run-Time Adaptable Architectures for Heterogeneous Behavior Embedded Systems"],"prefix":"10.1007","author":[{"given":"Antonio Carlos S.","family":"Beck","sequence":"first","affiliation":[]},{"given":"Mateus B.","family":"Rutzig","sequence":"additional","affiliation":[]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"Wilcox, K., Manne, S.: Alpha processors: A history of power issues and a look to the future. In: CoolChips Tutorial An Industrial Perspective on Low Power Processor Design in conjunction with Micro, vol.\u00a033 (1999)"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Stitt, G., Vahid, F.: The Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic. IEEE Design and Test of Computers (2002)","DOI":"10.1109\/MDT.2002.1047742"},{"issue":"2","key":"13_CR3","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable computing: A survey of systems and software. ACM Computing Surveys\u00a034(2), 171\u2013210 (2002)","journal-title":"ACM Computing Surveys"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Hauck, S., Fry, T., Hosler, M., Kao, J.: The Chimaera reconfigurable functional unit. In: Proc. IEEE Symp. FPGAs for Custom Computing Machines, Napa Valley, CA, pp. 87\u201396 (1997)","DOI":"10.1109\/FPGA.1997.624608"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Hauser, J.R., Wawrzynek, J.: Garp: a MIPS processor with a reconfigurable coprocessor. In: Proc. 1997 IEEE Symp. Field Programmable Custom Computing Machines, pp. 12\u201321 (1997)","DOI":"10.1109\/FPGA.1997.624600"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Sankaralingam, k., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S.W., Moore, C.R.: Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture. In: Proc. of the 30th Int. Symp. on Computer Architecture, pp. 422\u2013433 (June 2003)","DOI":"10.1145\/859618.859667"},{"key":"13_CR7","unstructured":"Swanson, S., Michelson, K., Schwerin, A., Oskin, M.: WaveScalar. In: MICRO-36 (December 2003)"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Goldstein, S.C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.R.: PipeRench: A Reconfigurable Architecture and Compiler. IEEE Computer, 70\u201377 (April 2000)","DOI":"10.1109\/2.839324"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Lysecky, R., Stitt, G., Vahid, F.: Warp Processors. ACM Transactions on Design Automation of Electronic Systems (TODAES), 659\u2013681 (July 2006)","DOI":"10.1145\/1142980.1142986"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Clark, N., Kudlur, M., Park, H., Mahlke, S., Flautner, K.: Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization. In: International Symposium on Microarchitecture (MICRO-37), pp. 30\u201340 (December 2004)","DOI":"10.1109\/MICRO.2004.5"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Beck, A.C.S., Rutzig, M.B., Gaydadjiev, G.N., Carro, L.: Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications. In: Design, Automation and Test in Europe (DATE), Munique (March 2008)","DOI":"10.1109\/DATE.2008.4484843"},{"key":"13_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"275","DOI":"10.1007\/3-540-44687-7_29","volume-title":"Field-Programmable Logic and Applications","author":"S. Vassiliadis","year":"2001","unstructured":"Vassiliadis, S., Cotofana, S.D., Wong, S.: The MOLEN \u03c1\u03bc-Coded Processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, pp. 275\u2013285. Springer, Heidelberg (2001)"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In: 4th Workshop on Workload Characterization, Austin, TX (December 2001)","DOI":"10.1109\/WWC.2001.990739"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-78610-8_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T21:14:57Z","timestamp":1606166097000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-78610-8_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540786092","9783540786108"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-78610-8_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}