{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:29:17Z","timestamp":1725517757428},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540786092"},{"type":"electronic","value":"9783540786108"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-78610-8_16","type":"book-chapter","created":{"date-parts":[[2008,8,28]],"date-time":"2008-08-28T10:38:28Z","timestamp":1219919908000},"page":"149-159","source":"Crossref","is-referenced-by-count":2,"title":["Reconfigurable HW\/SW Architecture of a Real-Time Driver Assistance System"],"prefix":"10.1007","author":[{"given":"Josef","family":"Angermeier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrich","family":"Batzer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateusz","family":"Majer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Claus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Walter","family":"Stechele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"16_CR1","unstructured":"Venkatesan, M., Rao, D.V.: Hardware acceleration of edge detection algorithm on fpgas. Celoxica Inc. research papers (2004), \n                    \n                      http:\/\/www.celoxica.com\/techlib\/files\/CEL-W040414XRZ-282.pdf"},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"Bannister, R., Gregg, D., Simon Wilson, A.N.: Fpga implementation of an image segmentation algorithm using logarithmic arithmetic. In: 48th Midwest Symposium Circuits and Systems, vol.\u00a01, pp. 810\u2013813, August 7-10 (2005)","DOI":"10.1109\/MWSCAS.2005.1594224"},{"key":"16_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"1012","DOI":"10.1007\/978-3-540-45234-8_108","volume-title":"Field Programmable Logic and Application","author":"K. Benkrid","year":"2003","unstructured":"Benkrid, K., Sukhsawas, S., Crookes, D., Benkrid, A.: An fpga-based image connected component labeller. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 1012\u20131015. Springer, Heidelberg (2003)"},{"key":"16_CR4","volume-title":"CVPRW 2006: Proceedings of the 2006 Conference on Computer Vision and Pattern Recognition Workshop","author":"J. Schlessman","year":"2006","unstructured":"Schlessman, J., Chen, C.Y., Wolf, W., Ozer, B., Fujino, K., Itoh, K.: Hardware\/software co-design of an fpga-based embedded tracking system. In: CVPRW 2006: Proceedings of the 2006 Conference on Computer Vision and Pattern Recognition Workshop, p. 123, IEEE Computer Society, Washington (2006)"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Alt, N., Claus, C., Stechele, W.: Hardware\/software architecture of an algorithm for vision-based real-time vehicle detection in dark environments. In: DATE 2008: Proceedings of the conference on Design, automation and test in Europe, Munich, Germany (2008)","DOI":"10.1109\/DATE.2008.4484682"},{"issue":"3","key":"16_CR6","first-page":"181","volume":"49","author":"C. Claus","year":"2007","unstructured":"Claus, C., Stechele, W., Herkersdorf, A.: Autovision - a run-time reconfigurable mpsoc architecture for future driver assistance systems. Information Technology\u00a049(3), 181\u2013186 (2007)","journal-title":"Information Technology"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Bobda, C., Majer, M., Ahmadinia, A., Haller, T., Linarth, A., Teich, J., Fekete, S., van der Veen, J.: The Erlangen Slot Machine: A Highly Flexible FPGA-Based Reconfigurable Platform, Napa, CA, USA, pp. 319\u2013320 (2005)","DOI":"10.1109\/FCCM.2005.63"},{"key":"16_CR8","first-page":"143","volume":"49","author":"J. Angermeier","year":"2007","unstructured":"Angermeier, J., G\u00f6hringer, D., Majer, M., Teich, J., Fekete, S.P., der Veen, J.V.: The erlangen slot machine - a platform for interdisciplinary research in dynamically reconfigurable computing. Information Technology\u00a049, 143\u2013148 (2007)","journal-title":"Information Technology"},{"key":"16_CR9","unstructured":"Xilinx, Inc.: Virtex-II Platform FPGAs: Complete Data Sheet (2005), \n                    \n                      http:\/\/www.xilinx.com\/"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-78610-8_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:15:14Z","timestamp":1619507714000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-78610-8_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540786092","9783540786108"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-78610-8_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}