{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:29:05Z","timestamp":1725517745372},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540786092"},{"type":"electronic","value":"9783540786108"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-78610-8_5","type":"book-chapter","created":{"date-parts":[[2008,8,28]],"date-time":"2008-08-28T10:38:28Z","timestamp":1219919908000},"page":"15-26","source":"Crossref","is-referenced-by-count":0,"title":["Programming Reconfigurable Decoupled Application Control Accelerator for Mobile Systems"],"prefix":"10.1007","author":[{"given":"Samar","family":"Yazdani","sequence":"first","affiliation":[]},{"given":"Jo\u00ebl","family":"Cambonie","sequence":"additional","affiliation":[]},{"given":"Bernard","family":"Pottier","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1145\/192724.192731","volume-title":"MICRO 27: Proceedings of the 27th annual international symposium on Microarchitecture","author":"B.R. Rau","year":"1994","unstructured":"Rau, B.R.: Iterative modulo scheduling: An algorithm for software pipelining loops. In: MICRO 27: Proceedings of the 27th annual international symposium on Microarchitecture, pp. 63\u201374. ACM, New York (1994)"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Sykora, M., Pavoni, D., Cambonie, J., Costa, R., Reghizzi, S.C.: Hierarchical cluster assignment for coarse grained reconfigurable coprocessor. In: Proceedings of RAW 2007, \u00a0(August (2007)","DOI":"10.1109\/IPDPS.2007.370381"},{"key":"5_CR3","series-title":"Lecture Notes in Computer Science","volume-title":"ECOOP \u201998 - Object-Oriented Programming","author":"R.E. Johnson","year":"1998","unstructured":"Johnson, R.E., Brant, J., Foote, B., Roberts, D.: Wrappers to the rescue. In: Jul, E. (ed.) ECOOP 1998. LNCS, vol.\u00a01445, Springer, Heidelberg (1998)"},{"key":"5_CR4","unstructured":"Dutta, H., Hannig, F., Kupriyanov, A., Kissler, D., Teich, J., Schaffer, R., Siegel, S., Merker, R., Pottier, B.: Massively Parallel Processor Architectures: A Co-design Approach. In: Proceedings of the 3rd International Workshop on Reconfigurable Communication Centric System-on-Chips (ReCoSoC), Montpellier, France (June 2007)"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"J.K., et al.: Introduction to the cell multiprocessor. IBM J. Research and Development, 589\u2013604 (September 2005)","DOI":"10.1147\/rd.494.0589"},{"key":"5_CR6","first-page":"21224","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe","author":"B. Mei","year":"2004","unstructured":"Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled vliw\/reconfigurable matrix architecture: A case study. In: Proceedings of the Conference on Design, Automation and Test in Europe, February 16 - 20, 2004, vol.\u00a02, p. 21224. IEEE Computer Society, Washington (2004)"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Labonte, F., Mattson, P., Buck, I., Kozyrakis, C., Horowitz, M.: The stream virtual machine. In: PACT (September 2004)","DOI":"10.1109\/PACT.2004.1342560"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Meeuwsen, M., Yu, Z., Baas, B.: A shared memory module for asynchronous arrays of processors. EURASIP Journal on Embedded Systems, 2007, Article ID 86273, 13 pages (2007)","DOI":"10.1155\/2007\/86273"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Avissar, O., Barua, R., Stewart, D.: Heterogeneous memory management for embedded systems. In: Proceedings of the ACM 2nd International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) (November 2001)","DOI":"10.1145\/502217.502223"},{"key":"5_CR10","volume-title":"Tenth International Symposium on Hardware\/Software Codesign (CODES)","author":"R. Banakar","year":"2002","unstructured":"Banakar, R., Steinke, S., Lee, B.S., Balakrishnan, M., Marwedel, P.: Scratchpad memory: A design alternative for cache on-chip memory in embedded systems. In: Tenth International Symposium on Hardware\/Software Codesign (CODES), Estes Park, May 6-8, 2002, ACM Press, New York (2002)"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Udayakumaran, S., Dominguez, A., Barua, R.: Dynamic allocation for scratch-pad memory using compile-time decisions. The ACM Transactions on Embedded Computing Systems (TECS)\u00a05(2) (to appear, 2006)","DOI":"10.1145\/1151074.1151085"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Kandemir, M., Ramanujam, J., Irwin, M.J., Vijaykrishnan, N.I., Parikh, A.: Dynamic management of scratch-pad memory space. In: Design Automation Conference, pp. 690\u2013695 (2001)","DOI":"10.1145\/378239.379049"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-78610-8_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T21:15:02Z","timestamp":1606166102000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-78610-8_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540786092","9783540786108"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-78610-8_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}